Power MOSFET

–20 V, –7.7 A, μCool [™] Single P–Channel, 2x2 mm, WDFN Package

Features

- <u>Recommended Replacement Device NTLUS3A40P</u>
- WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction
- 2x2 mm Footprint Same as SC–88 Package
- Lowest R_{DS(on)} Solution in 2x2 mm Package
- 1.5 V R_{DS(on)} Rating for Operation at Low Voltage Logic Level Gate Drive
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- DC–DC Converters (Buck and Boost Circuits)
- Optimized for Battery and Load Management Applications in Portable Equipment such as, Cell Phones, PDA's, Media Players, etc.
- High Side Load Switch

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Paran	neter		Symbol	Value	Unit	
Drain-to-Source Voltag	ge		V _{DSS}	-20	V	
Gate-to-Source Voltage			V _{GS}	±8.0	V	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	Ι _D	-5.8	А	
Current (Note 1)	State	T _A = 85°C		-4.4		
	t≤5 s	$T_A = 25^{\circ}C$		-7.7		
Power Dissipation	Steady		PD	1.9	W	
(Note 1)	State	$T_A = 25^{\circ}C$				
	t ≤ 5 s			3.3		
Continuous Drain		$T_A = 25^{\circ}C$	Ι _D	-3.5	А	
Current (Note 2)	Steady	T _A = 85°C		-2.5		
Power Dissipation (Note 2)	State	$T_A = 25^{\circ}C$	PD	0.7	W	
Pulsed Drain Current	t _p =	10 μs	I _{DM}	-23	А	
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C	
Source Current (Body I	I _S	-2.8	А			
Lead Temperature for S (1/8" from case for 10 s		urposes	ΤL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- 1. Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	ID MAX (Note 1)
	40 mΩ @ -4.5 V	
–20 V	50 mΩ @ −2.5 V	-7.7 A
-20 V	75 mΩ @ –1.8 V	-1.1 A
	200 mΩ @ –1.5 V	





PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJS3113PT1G	WDFN6	3000/Tape & Reel
NTLJS3113PTAG	(Pb-Free)	5000/ Tape & Heel

+ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	65	
Junction-to-Ambient – t \leq 5 s (Note 3)	$R_{ hetaJA}$	38	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 4)	$R_{ hetaJA}$	180	

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).

MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I_D = –250 μ A		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \ \mu A$, Ref to $25^{\circ}C$			-10.1		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 25^{\circ}\text{C}$ $T_J = 85^{\circ}\text{C}$				-1.0	μΑ
						-10	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} = ±8.0 V				±1.0	μΑ
ON CHARACTERISTICS (Note 5)							

ON CHARACTERISTICS (Note 5)

Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = -250 \ \mu A$	-0.45	-0.67	-1.0	V
Negative Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J			2.68		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5, I_D = -3.0 \text{ A}$		32	40	mΩ
		$V_{GS} = -2.5, I_D = -3.0 \text{ A}$		44	50	
		$V_{GS} = -1.8$, $I_D = -2.0$ A		67	75	
		V _{GS} = -1.5, I _D = -1.8 A		90	200	
Forward Transconductance	9 FS	$V_{DS} = -16 \text{ V}, \text{ I}_{D} = -3.0 \text{ A}$		5.9		S

CHARGES, CAPACITANCES AND GATE RESISTANCE

Input Capacitance	C _{ISS}		1329		pF
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = −16 V	213		
Reverse Transfer Capacitance	C _{RSS}	-03	120		
Total Gate Charge	Q _{G(TOT)}		13	15.7	nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -16 \text{ V},$ $I_{D} = -3.0 \text{ A}$	1.5		
Gate-to-Source Charge	Q _{GS}	$I_{D} = -3.0 \text{ A}$	2.2		
Gate-to-Drain Charge	Q _{GD}		2.9		
Gate Resistance	R _G		14.4		Ω


SWITCHING CHARACTERISTICS (Note 6)

Turn-On Delay Time	t _{d(ON)}		6.9	ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -10 \text{ V},$	17.5	
Turn-Off Delay Time	t _{d(OFF)}	I_D = -3.0 A, R_G = 3.0 Ω	60	
Fall Time	t _f		56.5	


DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Recovery Voltage	V _{SD}	V _{GS} = 0 V, IS = -1.0 A	$T_J = 25^{\circ}C$	-0.78	-1.2	V
		VGS = 0 V, 10 = -1.0 A	$T_J = 125^{\circ}C$	-0.67		v
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, d _{ISD} /d _t = 100 A/μs,		70.8	106	
Charge Time	ta			14.3		ns
Discharge Time	t _b	I _S = -1.0 A		56.4		
Reverse Recovery Time	Q _{RR}			44		nC


5. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 6. Switching characteristics are independent of operating junction temperatures.




TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)



TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)










Figure 9. Resistive Switching Time Variation versus Gate Resistance







Figure 10. Diode Forward Voltage versus Current








TYPICAL PERFORMANCE CURVES (T_J = 25° C unless otherwise noted)

Figure 12. Thermal Response


PACKAGE DIMENSIONS

WDFN6 2x2 CASE 506AP-01 ISSUE B




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.

- 2 DIMENSION b APPLIES TO PLATED TERMINAL AND 3. IS MEASURED BETWEEN 0.15 AND 0.20mm FROM
- TERMINAL 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS
- WELL AS THE TERMINALS. CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL 5. LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 6 PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All or operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Ce Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative