Power MOSFET

-20 V, -8.2 A, μCool™ Single P-Channel, 2.0x2.0x0.8 mm WDFN Package

Features

- WDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low Profile WDFN (2.0x2.0x0.8 mm) for Board Space Saving
- Ultra Low R_{DS(on)}
- ESD Diode-Protected Gate
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Optimized for Power Management Applications for Portable Products, such as Smart Phones, Media Tablets, PMP, DSC, GPS, and Others
- Battery Switch
- High Side Load Switch

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	-20	V
Gate-to-Source Voltage	je		V_{GS}	±8.0	V
Continuous Drain	Steady	Steady $T_A = 25^{\circ}C$ I_D		-8.2	Α
Current (Note 1)	State T _A = 85°C			-5.9	
	t ≤ 5 s	T _A = 25°C		-11.2	
Power Dissipation (Note 1)	Steady State	T _A = 25°C	P _D	1.8	W
	t ≤ 5 s]		3.4	
Continuous Drain		T _A = 25°C	I _D	-5.0	Α
Current (Note 2)	Steady	T _A = 85°C		-3.6	
Power Dissipation (Note 2)	State T _A = 25°C		P _D	0.7	W
Pulsed Drain Current	t _p = 10 μs		I _{DM}	-40	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	ç
ESD (HBM, JESD22-A114)			V_{ESD}	2000	V
Source Current (Body Diode) (Note 2)			I _S	-1.1	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size, (30 mm², 2 oz Cu).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
	18 mΩ @ –4.5 V	
-20 V	25 mΩ @ –2.5 V	-8.2 A
	50 mΩ @ –1.8 V	-0.27
	90 mΩ @ –1.5 V	



P-CHANNEL MOSFET



DIAGRAM

WDFN6 CASE 506AP



MARKING


AC = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]
NTLJS3A18PZTWG	WDFN6	10000/Tape &
NTLJS3A18PZTXG	(Pb-Free)	Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	69	
Junction-to-Ambient – $t \le 5$ s (Note 1)	$R_{ heta JA}$	37	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 2)	$R_{ heta JA}$	186	

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS					.1		1
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = -250 μA		-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = -250 \mu\text{A}$, Ref to 25°C	С		11.5		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$ T_{J}	_J = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 5.0 \text{ V}$	/			±5.0	μΑ
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu A$	Α	-0.4		-1.0	V
Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.9		mV/°C
Drain-to-Source On-Resistance	R _{DS(on)}	$V_{GS} = -4.5 \text{ V}, I_D = -7.0 \text{ A}$	Ą		14.6	18	mΩ
		$V_{GS} = -2.5 \text{ V}, I_D = -5.0 \text{ A}$	Ą		20	25	1
		$V_{GS} = -1.8 \text{ V}, I_D = -3.0 \text{ A}$	Ą		25	50	1
		$V_{GS} = -1.5 \text{ V}, I_D = -1.0 \text{ A}$	Ą		40	90	1
Forward Transconductance	9FS	$V_{DS} = -15 \text{ V}, I_D = -3.0 \text{ A}$	4		40		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	CE					
Input Capacitance	C _{ISS}	V 0V (10MU			2240		pF
Output Capacitance	Coss	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			240]
Reverse Transfer Capacitance	C _{RSS}	50			210		1
Total Gate Charge	Q _{G(TOT)}				28		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $I_{D} = -4.0 \text{ A}$			1.0		1
Gate-to-Source Charge	Q _{GS}				2.9		1
Gate-to-Drain Charge	Q_{GD}				8.8		
SWITCHING CHARACTERISTICS (N	ote 4)						
Turn-On Delay Time	t _{d(ON)}				8.6		ns
Rise Time	t _r	$V_{GS} = -4.5 \text{ V}, V_{DD} = -15 \text{ V}$	V,		15		1
Turn-Off Delay Time	t _{d(OFF)}	$I_D = -4.0 \text{ A}, R_G = 1.0 \Omega$			150		1
Fall Time	t _f				88		
DRAIN-SOURCE DIODE CHARACTE	ERISTICS						
Forward Recovery Voltage	V _{SD}	V _{GS} = 0 V, I _S = -1.0 A	_J = 25°C		-0.63	-1.0	V
		v _{GS} = u v, ı _S = -1.u A	= 125°C		-0.50]
Reverse Recovery Time	t _{RR}	"			26.1		
Charge Time	t _a	V_{GS} = 0 V, d_{ISD}/d_t = 100 A/ μ s, I_S = -1.0 A			10.2		ns
Discharge Time	t _b				15.9		1
Reverse Recovery Time	Q _{RR}				12		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



40 $V_{DS} = -5 V$ 35 30 25 20 15 $T_{.J} = 25^{\circ}C$ 10 $T_{J} = 125^{\circ}$ 5 = -55°C 0 0 0.5 1.5 2 2.5 -V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS



1000 td(off) tr 100 VGS = -4.5 V VDD = -15 V ID = -4.0 A






Figure 11. Threshold Voltage




Figure 10. Diode Forward Voltage vs. Current




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS




Figure 13. Maximum Rated Forward Biased Safe Operating Area





Figure 14. FET Thermal Response

PACKAGE DIMENSIONS

WDFN6 CASE 506AP ISSUE B



 $HI \dot{m}$

BOTTOM VIEW


4 **★** b

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
 V14 5M 1994
- 2. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
- 5. CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
- 6. PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.70	0.80		
A1	0.00	0.05		
A3	0.20	REF		
b	0.25	0.35		
b1	0.51	0.61		
D	2.00 BSC			
D2	1.00	1.20		
E	2.00 BSC			
E2	1.10	1.30		
е	0.65 BSC			
K	0.15 REF			
L	0.20	0.30		
L2	0.20	0.30		
J	0.27 REF			
J1	0.65 REF			

SOLDERMASK DEFINED MOUNTING FOOTPRINT



 μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

b1 6x

#

NOTE 5

 \oplus

0.10

0.10

0.05 C

CAB

NOTE 3

0.05 C

CAB

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all ap

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

E2

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canad Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative