Power MOSFET

40 V, 5.8 A, Dual N-Channel SOIC-8

Features

- Designed for use in low voltage, high speed switching applications
- Ultra Low On-Resistance Provides Higher Efficiency and Extends Battery Life
 - $-R_{DS(on)} = 0.027 \Omega$, $V_{GS} = 10 V (Typ)$
 - $-R_{DS(on)} = 0.034 \Omega$, $V_{GS} = 4.5 V$ (Typ)
- Miniature SOIC-8 Surface Mount Package Saves Board Space
- Diode is Characterized for Use in Bridge Circuits
- Diode Exhibits High Speed, with Soft Recovery
- NVMD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC-DC Converters
- Computers
- Printers
- Cellular and Cordless Phones
- Disk Drives and Tape Drives

MAXIMUM RATINGS (T.I = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DSS}	40	V
Gate-to-Source Voltage - Continuous	V _{GS}	±20	V
Drain Current (Note 1) - Continuous @ $T_A = 25^{\circ}C$ - Single Pulse (tp \leq 10 μ s)	I _D I _{DM}	5.8 29	Adc Apk
Drain Current (Note 2) - Continuous @ T _A = 25°C	I _D	4.6	Adc
Total Power Dissipation @ T _A = 25°C (Note 1) @ T _A = 25°C (Note 2)	P _D	2.0 1.29	W
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ($V_{DD} = 40 \text{ Vdc}, V_{GS} = 5.0 \text{ Vdc}, Vdc, Peak I_L = 7.0 \text{ Apk}, L = 10 \text{ mH}, R_G = 25 \Omega)$	E _{AS}	245	mJ
Thermal Resistance - Junction-to-Ambient (Note 1) - Junction-to-Ambient (Note 2)	$R_{ heta JA}$	62.5 97	°C/W
Maximum Lead Temperature for Soldering Purposes for 10 Sec	TL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- When surface mounted to an FR4 board using 1" pad size, t ≤ 10 s
 When surface mounted to an FR4 board using 1" pad size, t = steady state




ON Semiconductor®

http://onsemi.com


V _{DSS}	R _{DS(ON)} Typ	I _D Max
40 V	27 mΩ @ V _{GS} = 10 V	5.8 A

N-Channel



MARKING DIAGRAM & PIN ASSIGNMENT





E6N04 = Specific Device Code = Assembly Location Α

= Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD6N04R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NVMD6N04R2G	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic			Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μA) Temperature Coefficient (Positive)			40 -	47 45	_ _	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = 40 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 25^{\circ}\text{C})$ $(V_{DS} = 40 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$			- -	- -	1.0 10	μAdc
Gate-Body Leakage Current (V _{GS} = ±20 Vdc, V _{DS} = 0 Vdc)			-	-	± 100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negative)			1.0	1.9 4.7	3.0	Vdc mV/°C
Static Drain-to-Source On-State Resistance ($V_{GS} = 10$ Vdc, $I_D = 5.8$ Adc) ($V_{GS} = 4.5$ Vdc, $I_D = 3.9$ Adc)			- -	0.027 0.034	0.034 0.043	Ω
Forward Transconductance (V _{DS} = 10 Vdc, I _D = 5.8 Adc)			-	8.12	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-	723	900	pF
Output Capacitance	$(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}	-	156	225	
Reverse Transfer Capacitance]	C _{rss}	-	53	75	
SWITCHING CHARACTERISTICS (N	otes 3 & 4)					•
Turn-On Delay Time		t _{d(on)}	-	10	18	ns
Rise Time	$(V_{DD} = 20 \text{ Vdc}, I_D = 5.8 \text{ A},$	t _r	-	20	35	
Turn-Off Delay Time	$V_{GS} = 10 \text{ V},$ $R_G = 6 \Omega)$	t _{d(off)}	-	45	70	
Fall Time		t _f	_	40	65	
Turn-On Delay Time		t _{d(on)}	-	15	-	ns
Rise Time	$(V_{DD} = 20 \text{ Vdc}, I_D = 5.8 \text{ A},$	t _r	_	55	-	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ V},$ $R_G = 6 \Omega)$	t _{d(off)}	_	30	-	
Fall Time		t _f	-	35	-	
Gate Charge	(V _{DS} = 20 Vdc, V _{GS} = 10 Vdc,	Q _T	-	20	30	nC
		Q _{gs}	-	2.5	-	1
	I _D = 5.8 A)	Q _{gd}	1	5.5	_	
BODY-DRAIN DIODE RATINGS (Not	e 3)					
Diode Forward On-Voltage	$(I_S = 1.7 \text{ Adc}, V_{GS} = 0 \text{ V})$ $(I_S = 1.7 \text{ Adc}, V_{GS} = 0 \text{ V}, T_J = 150^{\circ}\text{C})$	V _{SD}	1 1	0.76 0.56	1.1 -	Vdc
Reverse Recovery Time		t _{rr}	ı	23	_	ns
	$(I_S = 1.7 \text{ A}, V_{GS} = 0 \text{ V}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s})$	t _a	1	16	_	
	.,,,	t _b	-	7	_	
Reverse Recovery Stored Charge (I _S = 1.7 A, dI _S /dt = 100 A/μs, V _{GS} = 0	Q _{RR}	-	20	-	nC	

^{3.} Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperature.




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On Resistance Variation with Temperature

Figure 5. Drain-to-Source Leakage Current vs. Voltage




Figure 6. Capacitance Variation

100 V_{GS} = 20 V $V_{GS} = 0 V$ 3.5 T_J = 25°C Single Pulse T_C IS, SOURCE CURRENT (A) ID, DRAIN CURRENT (A) 3 10 10 μs 2.5 00 μs 1 ms 10 ms R_{DS(on)}
THERMAL LIMIT 1.5 PACKAGE LIMIT 0.1 1 ---dc 0.5 Mounted on FR4 board using 1 in pad size, with die operating 10s max. 0 0.01 0.1 0.4 0.5 0.6 8.0 0.9 10 100

V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V) Figure 8. Diode Forward Voltage vs. Current


Figure 9. Maximum Rated Forward Biased **Safe Operating Area**

V_{DS}, DRAIN-TO-SOURCE VOLTAGE (V)


Drain-to-Source Voltage vs. Total Charge

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AK



SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
М	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

STYLE 11:

- PIN 1. SOURCE 1
 - 2. GATE 1
 - 3. SOURCE 2 4. GATE 2
 - 5. DRAIN 2
 - 6. DRAIN 2
 - 7. DRAIN 1
 - 8. DRAIN 1

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative