Power MOSFET

30 V, 12.3 A, Single N-Channel, SO-8

Features

- Low R_{DS(on)}
- Low Gate Charge
- Standard SO-8 Single Package
- Pb-Free Package is Available

Applications

- Notebooks, Graphics Cards
- Synchronous Rectification
- High Side Switch
- DC-DC Converters

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±20	V
Continuous Drain	Steady	T _A = 25°C	-I _D	10	А
Current (Note 1)	State	T _A = 85°C		7.3	
	$t \le 10 s$	T _A = 25°C		12.3	
Power Dissipation (Note 1)	Steady State T _A = 25°C		PD	1.6	W
	$t \le 10 s$			2.3	
Continuous Drain	Steady	T _A = 25°C	I _D	7.6	A
Current (Note 2)	State	T _A = 85°C		5.4	
Power Dissipation (Note 2)		T _A = 25°C	PD	0.86	W
Pulsed Drain Current	t _p =	i 10 μs	IDM	37	A
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to 150	°C
Source Current (Body Diode)			ls	2.3	А
Single Pulse Drain-to-Source Avalanche Energy (V _{DD} = 25 V, V _{GS} = 10 V, I _L Peak = 7.5 A, L = 10 mH, R _G = 25 Ω)			E _{AS}	200	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 secs)			ΤL	260	°C

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	R_{\thetaJA}	80.5	°C/W
Junction-to-Ambient – t \leq 10 s (Note 1)	$R_{\theta JA}$	55	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	145	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Surfacemounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).

2. Surfacemounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

http://onsemi.com

	V _{(BR)DSS}	R _{DS(ON)} TYP	I _D MAX	
-	30 V	7.5 mΩ @ 10 V	12.3 A	
•	30 V	10 mΩ @ 4.5 V	12.3 A	
Ĵ				





MARKING DIAGRAM/ **PIN ASSIGNMENT**

4704N ALYW

Top View

Drain

⊐ Drain

🛥 Drain

🛥 Drain



CASE 751 STYLE 12

А

1

Y

4704N = Device Code

Source 😐

Source 🞞

Source 📼

Gate =

- = Assembly Location
- = WaferLot
- = Year ww
 - = Work Week
 - = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMS4704NR2	SO-8	2500/Tape & Reel
NTMS4704NR2G	SO-8 (Pb-Free)	2500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	-	-			-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V_{GS} = 0 V, I _D = 250 μ A		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				28		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}		$T_J = 25^{\circ}C$			1.0	μΑ
		V_{GS} = 0 V, V_{DS} = 24 V	T _J = 125°C			50	
Gate-to-Source Leakage Current	I _{GSS}	V_{DS} = 0 V, V_{GS} =	±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 2$	250 μΑ	1.0		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 1	12.3 A		7.5	9.5	mΩ
		V _{GS} = 4.5 V, I _D =	10 A		10	12.5	
Forward Transconductance	9 FS	V _{DS} = 15 V, I _D = 10 A			20		S
CHARGES, CAPACITANCES AND GATE F	RESISTANCE				<u>S</u> .		•
Input Capacitance	C _{iss}				1225		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MHz,	V _{DS} = 20 V	0	580		
Reverse Transfer Capacitance	C _{rss}				125		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V, I _D = 10 A			12	17	nC
Threshold Gate Charge	Q _{G(TH)}				1.6		
Gate-to-Source Charge	Q _{GS}				3.25		
Gate-to-Drain Charge	Q _{GD}				5.25		
Gate Resistance	R _G				1.8		Ω
SWITCHING CHARACTERISTICS (Note 4)		7.0.8					
Turn-On Delay Time	t _{d(on)}				8.2		ns
Rise Time	tr	V _{GS} = 10 V, V _{DD} = 15 V	/. I₀ = 1.0 A.		5.4		1
Turn–Off Delay Time	t _{d(off)}	$R_{\rm G} = 3.0 \Omega$			28.4		1
Fall Time	ty				10.5		1
DRAIN-SOURCE DIODE CHARACTERIST							
Forward Diode Voltage	V _{SD}		$T_J = 25^{\circ}C$		0.75	1.0	V
S		V_{GS} = 0 V, I _S = 2.3 A	T _J = 125°C		0.56		1
Reverse Recovery Time	t _{RR}				35		ns
Charge Time	t _a	V_{GS} = 0 V, d_{IS}/d_t = 100 A/µs, I_S = 2.3 A			18		1
Discharge Time	t _b				17		1
Reverse Recovery Charge	Q _{RR}				33		nC

Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




TYPICAL PERFORMANCE CURVES



PACKAGE DIMENSIONS

SOIC-8 CASE 751-07 ISSUE AG



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative