# **Power MOSFET**

40 V, 7.5 A, 20 m $\Omega$ 

#### Features

- Low R<sub>DS(on)</sub>
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

<b>MAXIMUM RATINGS</b> ( $T_J = 25^{\circ}C$ unless otherwise stated)					
Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V
Gate-to-Source Volta	age		V <sub>GS</sub>	±20	V
Continuous Drain Current $R_{\theta JA}$		$T_A = 25^{\circ}C$	۱ <sub>D</sub>	5.8	А
(Note 1)	Steady	$T_{A} = 70^{\circ}C$	4.6		
Power Dissipation	State	T <sub>A</sub> = 25°C	PD	1.5	W
R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$		1.0	
Continuous Drain		$T_A = 25^{\circ}C$	۱ <sub>D</sub>	7.5	А
Current R <sub>θJA</sub> (Note 1)	t≤10 s	T <sub>A</sub> = 70°C		6.0	
Power Dissipation	12103	$T_A = 25^{\circ}C$	P <sub>D</sub>	2.6	W
R <sub>θJA</sub> (Note 1)		$T_A = 70^{\circ}C$		1.6	
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	30	A
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to +150	°C
Source Current (Body Diode)			I <sub>S</sub>	7.5	А
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 40 V, $V_{GS}$ = 10 V,		EAS	20	mJ	
L = 0.1  mH		IAS	20	А	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		ΤL	260	°C	


**MAXIMI IM RATINGS** (T =  $25^{\circ}$ C unless otherwise stated)




# **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
40 V	20 mΩ @ 10 V	7.5 A	
40 V	$36.5 \text{ m}\Omega @ 4.5 \text{ V}$	7.5 A	





(\*Note: Microdot may be in either location)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient Steady State (Note 1)	$R_{\theta JA}$	83	
Junction–to–Ambient – t ≤10 s (Note 1)	$R_{\theta JA}$	49	°C/W
Junction-to-Foot (Drain) (Note 1)	$R_{\theta JF}$	22	0/11
Junction-to-Ambient Steady State (Note 2)	$R_{\thetaJA}$	123	

Surface-mounted on FR4 board using 1 sq-in pad 1.

(Cu area = 1.127 in sq [2 oz] including traces).

2. Surface-mounted on FR4 board using 0.155 in sq (100mm<sup>2</sup>) pad size.

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>				
NTMS5838NLR2G	SO-8 (Pb-Free)	2500/Tape & Reel				
+For information on tape and reel specifications.						

including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

NTMS5838NL/D


#### © Semiconductor Components Industries, LLC, 2012 February, 2012 - Rev. 2

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)


Parameter	Symbol	Test Condit	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> = 250 µA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				32		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$			1	
		$V_{DS} = 40 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$				100	μA
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V				±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μA	1.0	1.8	3.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°0
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>E</sub>	) = 7 A		16.2	20	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>I</sub>	<sub>D</sub> = 7 A		25.0	36.5	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>E</sub>	) = 7 A		4.0		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 20 V			785		pF
Output Capacitance	C <sub>OSS</sub>				123		
Reverse Transfer Capacitance	C <sub>RSS</sub>				90		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 7 A			17		
		$V_{ m GS}$ = 4.5 V, $V_{ m DS}$ = 20 V; I <sub>D</sub> = 7 A			8.6	11	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				0.8		
Gate-to-Source Charge	Q <sub>GS</sub>				2.8		
Gate-to-Drain Charge	Q <sub>GD</sub>				4.0		
Plateau Voltage	V <sub>GP</sub>				3.2		V
Gate Resistance	R <sub>G</sub>				1.8		Ω
SWITCHING CHARACTERISTICS (Note 4)	<u> </u>						
Turn-On Delay Time	t <sub>d(ON)</sub>				11		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub>	s = 20 V.		23		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_{\rm D} = 7  {\rm A},  {\rm R}_{\rm G} = 2.5  {\Omega}$			17		- ns
Fall Time	t <sub>f</sub>				4.0		
DRAIN-SOURCE DIODE CHARACTERISTIC	S						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.84	1.2	v
		$I_{\rm S} = 7 \rm A$	T <sub>J</sub> = 125°C		0.7		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 7 A			17		
Charge Time	ta				11		ns
Discharge Time	t <sub>b</sub>				6.0		
Reverse Recovery Charge	Q <sub>RR</sub>				10		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL PERFORMANCE CURVES**



#### **TYPICAL PERFORMANCE CURVES**



## **TYPICAL PERFORMANCE CURVES**





Figure 13. Thermal Response

#### PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07

ISSUE AK



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
   DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
   MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
   DIMENSION D DOES NOT INCLUDE DAMBAR
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751–01 THRU 751–06 ARE OBSOLETE. NEW STANDARD IS 751–07.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
в	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
к	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
Ν	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 12: PIN 1. SOURCE

2. SOURCE

3. SOURCE

4. GATE 5. DRAIN

- 5. DRAIN 6. DRAIN
- 7. DRAIN
- 8. DRAIN

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product culd create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative