# **Power MOSFET**

# 20 V, 3.3 A, Single N-Channel, SOT-23

#### **Features**

- Low R<sub>DS(on)</sub>
- Low Gate Charge
- Low Threshold Voltage
- Halide-Free
- This is a Pb-Free Device

## **Applications**

- DC-DC Conversion
- Battery Management
- Load/Power Switch

#### MAXIMUM RATINGS (T<sub>.I</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	20	V	
Gate-to-Source Voltage			V <sub>GS</sub>	±8	V	
Continuous Drain	t ≤ 30 s	T <sub>A</sub> = 25°C		3.3		
Current (Note 1)	1 ≥ 30 5	T <sub>A</sub> = 85°C	$I_{D}$	2.3	Α	
	t ≤ 10 s	T <sub>A</sub> = 25°C		4.0		
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.82	W	
	t ≤ 10 s			1.25		
Pulsed Drain Current	Pulsed Drain Current $t_p = 10 \mu s$			6.4	Α	
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Source Current (Body Diode)			IS	0.65	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

# THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient - t ≤ 30 s	$R_{\theta JA}$	153	°C/W
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	°C/W

<sup>1.</sup> Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).




# ON Semiconductor®


#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX	
20 V	50 mΩ @ 4.5 V	3.3 A	
	63 mΩ @ 2.5 V	3.0 A	
	87 mΩ @ 1.8 V	2.5 A	

#### SIMPLIFIED SCHEMATIC - N-CHANNEL



# 2 SOT-23 CASE 318 STYLE 21



MARKING DIAGRAM/

TRC = Specific Device Code

M = Date Code = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR3161NT1G	SOT-23 (Pb-Free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Parameter Symbol Test Conditions Min		Min	Тур	Max	Units
OFF CHARACTERISTICS			•	-	•	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ 20				V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub>	I <sub>D</sub> = 250 μA, Reference to 25°C		16.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V, T <sub>J</sub> = 25°C V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 16 V, T <sub>J</sub> = 125°C			1.0 10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			100	nA
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 250 \mu A$	0.4	0.6	1.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			2.4		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 3.3 \text{ A}$		38	50	mΩ
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 3.0 A		44	63	
		V <sub>GS</sub> = 1.8 V, I <sub>D</sub> = 2.5 A		52	87	
Forward Transconductance	9FS	$V_{DS} = 5.0 \text{ V}, I_D = 3.3 \text{ A}$		10.5		S
CHARGES, CAPACITANCES AND GA	TE RESISTA	NCE	-	:	*	-
Input Capacitance	C <sub>iss</sub>			540		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 10 \text{ V}$		80		
Reverse Transfer Capacitance	C <sub>rss</sub>	, D2 - 10 A		62		
Total Gate Charge	Q <sub>G(TOT)</sub>			7.3		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 10 V,		0.4		
Gate-to-Source Charge	Q <sub>GS</sub>	I <sub>D</sub> = 3.3 A		0.8		
Gate-to-Drain Charge	$Q_{GD}$			1.6		
Gate Resistance	$R_{G}$					Ω
SWITCHING CHARACTERISTICS (No	ote 3)		•	•	•	
Turn-On Delay Time	t <sub>d(on)</sub>			6.7		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DD</sub> = 10 V,		11.6		1
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 3.3 \text{ A}, R_G = 6 \Omega$		18.6		1
Fall Time	t <sub>f</sub>			23.2		
DRAIN-SOURCE DIODE CHARACTE	RISTICS			•	1	
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V, } I_S = 1.0 \text{ A, } T_J = 25^{\circ}\text{C}$		0.65	1.0	V
Reverse Recovery Time	t <sub>RR</sub>			14.7		ns
Charge Time	ta	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 1.0 A,		5.2		1
Discharge Time	t <sub>b</sub>	$dl_{SD}/d_t = 100 \text{ A}/\mu\text{s}$		9.5		1
Reverse Recovery Charge	Q <sub>RR</sub>			3.3		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





Figure 1. On-Region Characteristics



V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Gate-to-Source Voltage




Figure 4. On-Resistance versus Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current versus Voltage

V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (VOLTS)




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance





Figure 10. Diode Forward Voltage versus Current

#### PACKAGE DIMENSIONS

#### SOT-23 (TO-236) CASE 318-08 **ISSUE AN**




- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
   MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD
  THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
  318-01 THRU -07 AND -09 OBSOLETE, NEW
- STANDARD 318-08.

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.37	0.44	0.50	0.015	0.018	0.020	
С	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
E	1.20	1.30	1.40	0.047	0.051	0.055	
е	1.78	1.90	2.04	0.070	0.075	0.081	
L	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
HE	2.10	2.40	2.64	0.083	0.094	0.104	

STYLE 21: PIN 1. GATE 2. SOURCE

DRAIN

**SOLDERING FOOTPRINT** 



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative