Power MOSFET

60 V, 39 m Ω , 17 A, Dual N–Channel, Logic Level, Dual SO8FL

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- 175°C Operating Temperature
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit	
Drain-to-Source Voltage			V _{DSS}	60	V	
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V	
Continuous Drain Current $R_{\Psi J-mb}$ (Notes 1, 2, 3, 4)	Steady State	T _{mb} = 25°C	I _D	17	Α	
		T _{mb} = 100°C		12		
Power Dissipation R _{ΨJ-mb} (Notes 1, 2, 3)		T _{mb} = 25°C	P_{D}	23	W	
		T _{mb} = 100°C		12		
Continuous Drain Cur-		T _A = 25°C	I _D	6	Α	
rent $R_{\theta JA}$ (Notes 1 & 3, 4)	Steady State	T _A = 100°C		5		
Power Dissipation R _{0JA} (Notes 1, 3)		T _A = 25°C	P _D	3.2	W	
		T _A = 100°C		1.6		
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \ \mu s$		I _{DM}	74	Α	
Operating Junction and Storage Temperature			T _J , T _{stg}	-55 to +175	°C	
Source Current (Body Diode)			Is	19	Α	
Single Pulse Drain- to-Source Avalanche Energy (T, 1 = 25°C,	(I _{L(pk)} = 14.5 A, L = 0.1 mH)		E _{AS}	10.5	mJ	
$V_{DD} = 24 \text{ V}, V_{GS} = 10 \text{ V}, R_G = 25 \Omega$	(I _{L(pk)} = 6.3 A, L = 2 mH)			40		
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		T _L	260	°C		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

Parameter	Symbol	Value	Unit
Junction-to-Mounting Board (top) - Steady State (Note 2, 3)	$R_{\Psi J-mb}$	6.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	47	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi (Ψ) is used as required per JESD51-12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	R _{DS(on)} MAX	I _D MAX
60 V	39 mΩ @ 10 V	17 A
	60 mΩ @ 4.5 V	17.7

Dual N-Channel





CASE 506BT

MARKING DIAGRAM D1 D1 S1 5877NL D1 S2 AYWZZ D2 D2 D2 D2 D2

5877NL = Specific Device Code
A = Assembly Location
Y = Year

W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NVMFD5877NLT1G	DFN8 (Pb-Free)	1500/Tape & Reel
NVMFD5877NLT3G	DFN8 (Pb-Free)	5000/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				53		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25°C			1.0	μΑ
		$V_{DS} = 60 \text{ V}$	T _J = 125°C			10	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = V_{DS}$	= 250 μA	1.0		3.0	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.5		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 7.5 A		31	39	mΩ
		V _{GS} = 4.5 V	I _D = 7.5 A		42	60	
Forward Transconductance	9 _{FS}	V _{DS} = 15 V, I _D	= 5.0 A		7.0		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{iss}				540		pF
Output Capacitance	C _{oss}	V _{GS} = 0 V, f = 1.0 MH	łz, V _{DS} = 25 V		55		
Reverse Transfer Capacitance	C _{rss}				36		
Total Gate Charge	Q _{G(TOT)}				5.9		nC
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V},$			0.62		1
Gate-to-Source Charge	Q_{GS}	I _D = 5.0	A		1.64		
Gate-to-Drain Charge	Q_{GD}				2.80		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 4	8V, I _D = 5.0A		11	20	nC
SWITCHING CHARACTERISTICS (No	ote 6)		-		·=	-	
Turn-On Delay Time	t _{d(on)}				8.1		ns
Rise Time	t _r	V _{GS} = 4.5 V, V _D	s = 48 V,		15.8		
Turn-Off Delay Time	t _{d(off)}	$I_D = 5.0 \text{ A}, R_G = 2.5 \Omega$			11.8		1 ∣
Fall Time	t _f				3.9		
Turn-On Delay Time	t _{d(on)}				4.9		ns
Rise Time	t _r	V _{GS} = 10 V, V _{DS} = 48 V,			6.4		
Turn-Off Delay Time	t _{d(off)}	$I_D = 5.0 \text{ A, R}_G$	= 2.5 Ω		14.5		
Fall Time	t _f				2.4		
DRAIN-SOURCE DIODE CHARACTE	RISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.8	1.2	V
		$V_{GS} = 0 \text{ V},$ $I_{S} = 5.0 \text{ A}$	T _J = 125°C		0.7		
Reverse Recovery Time	t _{RR}		•		14.5		ns
Charge Time	ta	V_{GS} = 0 V, d_{IS}/d_t = 100 A/ μ s, I_S = 5.0 A			11.5		
Discharge Time	t _b				3.1		
Reverse Recovery Charge	Q_{RR}				11		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S	T _A = 25°C			0.93		nH
Drain Inductance	L _D				0.005		
Gate Inductance	L _G				1.84		
Gate Resistance	R_{G}				1.5		Ω

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source vs. Gate Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 12. Thermal Response

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

CASE 506BT



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized or use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative