


R6532 RAM-I/O-Timer (RIOT)

DESCRIPTION


The R6532 RAM-I/O-Timer (RIOT) integrates random access memory (RAM), parallel I/O data ports and timer functions into a single peripheral device which operates in conjunction with any CPU in the R6500 microprocessor family. It is comprised of a 128 × 8 static RAM, two software-controlled, 8-bit bidirectional data ports allowing direct interfacing between the microcomputer and peripheral devices, a software programmable interval timer, with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods, and a programmable edge-detect circuit.

FEATURES

- 128 × 8 static RAM
- Two 8 bit bidirectional data ports
- · Programmable interval timer with interrupt capability
- TTL & CMOS compatible peripheral lines
- · One port has direct transistor drive capability
- Programmable edge-sensitive interrupt input
- 8 bit bidirectional data bus
- 6500/6800 bus compatible
- 1 MHz and 2 MHz parts available
- Single +5V power supply



ORDERING INFORMATION



Document No. 29000D42

Data Sheet

Order No. D42 Rev. 8, June 1987

INTERFACE SIGNALS

RESET (RES)

During system initialization, a low RES input causes a zeroing of all four I/O registers. This in turn causes all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the RES signal. The RES signal must be held low for at least two clock periods when reset is required.

READ/WRITE (R/W)

The R/\overline{W} signal is supplied by the microprocessor and controls the transfer of data to and from the R6532. A high on the R/\overline{W} pin allows the processor to read (with proper addressing) the data supplied by the R6532. A low on the R/\overline{W} pin allows a write (with proper addressing) to the R6532.

INTERRUPT REQUEST (IRQ)

The \overline{IRQ} pin is an interrupt pin from the interrupt control logic. The pin will be normally high with a low indicating an interrupt from the R6532. An external 3K pull-up resistor is required. The \overline{IRQ} pin may be activated by a transition on PA7 or timeout of the interval timer.

DATA BUS (D0-D7)


The R6532 has eight bidirectional data pins (D0-D7). These pins connect to the system's data lines and transfer data between the R6532 and the microprocessor data bus. The output buffers remain off, or tri-stated, except when the R6532 is selected for a Read operation.

ADDRESS LINES (A0-A6)

There are seven address pins (A0–A6). In addition, there is the RAM SELECT (RS) pin. The pins A0–A6 and RS are always used as addressing pins. There are two additional pins which are used as CHIP SELECTS. They are pins CS1 and CS2. Tables 1 and 2 identify the functions selected and registers addressed depending upon the address line and RS inputs in conjunction with the R/W

I/O PORTS (PA0-PA7, PB0-PB7)

The R6532 has 16 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 16 pins are divided into two 8-bit ports, PA0-PA7 and PB0-PB7. (PA7 also has another use which is discussed later.) Each is set up as an input by writing a "0" into the corresponding bit of the data direction register. A "1" written into the data direction register causes its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and the internal pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor reads the peripheral pin. When the peripheral device gets information from the R6532 it receives data stored in the data register. The microprocessor reads valid pin information if the peripheral lines are greater than 2.0 volts for a "1" and less than 0.8 volt for a "0" as the peripheral pins are all TTL compatible. Pins PB0-PB7 are also capable of sourcing 3 ma at 1.5V, thus making them capable of Darlington drive.



RIOT Interface Signals

Table 1. Address Decoding

Table 1. Address Decoding							
Operation	RS	R/W	A4	A3	A2	A1	A0
Write RAM	0	0	_	_		_	_
Read RAM	0	1	_	_	<u> </u>		
Write Output Reg A	1	0	_	_	0	0	0
Read Output Reg A	1	1	_	_	0	0	0
Write DDRA	1	0		_	0	0	1
Read DDRA	1	1	_	_	0	0	1
Write Output Reg B	1	0	_	_	0	1	0
Read Output Reg B	1	1	-	_	0	1	0
Write DDRB	1	0	-		0	1	1
Read DDRB	1	1 1	_	_	0	1	1
Write Timer							Ī
÷1T	1	0	1	(a)	1	0	0
÷8T	1	0	1	(a)	1	0	1
÷64T	1	0	1	(a)	1	1	0
÷1024T	1	0	1	(a)	1	1	1
Read Timer	1	1	l –	(a)	1	_	0
Read Interrupt Flag	1	1	l –		1		1
Write Edge Detect Control	1	0	0	_ i	1	(b)	(c)

Notes: — = Don't Care, "1" = High level (≥2.4V), "0" = Low level (≤0.4V)

(a) A3 = 0 to disable timer interrupt A3 = 1 to enable timer interrupt

(c) A0 = 0 for negative edge-detect A0 = 1 for positive edge-detect

(b) A1 = 0 to disable PA7 interrupt A1 = 1 to enable PA7 interrupt

Table 2. Register Addressing

Start Address +	Register/Function	Start Address +	Register/Function		
\$0	DRA ('A' side data register)	\$7	Write edge-detect control (positive edge-detece,		
\$1	DDRA ('A' side data direction register)	li .	enable interrupt)		
\$2	DRB ('B' side data register)	sc s	Read timer (enable interrupt)		
\$3	DDRB ('B' side data direction register)	\$14	Write timer (divide by 1, disable interrupt)		
\$4	Read timer (disable interrupt)	\$15	Write timer (divide by 8, disable interrupt)		
\$4	Write edge-detect control (negative edge-detect,	\$16	Write timer (divide by 64, disable interrupt)		
	disable interrupt)	\$17	Write timer (divide by 1024, disable interrupt)		
\$5	Read interrupt flag register (bit 7 = timer, bit 6 =	\$1C	Write timer (divide by 1, enable interrupt)		
	PA7 edge-detect) Clear PA7 flag	\$1D	Write timer (divide by 8, enable interrupt)		
\$5	Write edge-detect control (positive edge-detect,	\$1E	Write timer (divide by 64, enable interrupt)		
	disable interrupt)	\$1F	Write timer (divide by 1024, enable interrupt)		
\$6	Write edge-detect control (negative edge-detect, enable interrupt)				

INTERNAL ORGANIZATION

The R6532 is divided into four basic sections, RAM, I/O, Timer, and Interrupt Control. The RAM interfaces directly with the microprocessor through the system data bus and address lines. The I/O section consists of two 8-bit halves. Each half contains a Data Direction Register (DDR) and a Data Register (DR).

RAM-128 BYTES (1024 BITS)

The 128 \times 8 Read/Write Memory acts as a conventional static RAM and can be accessed from the microprocessor by selecting the chip (CS1 = high, $\overline{\text{CS2}}$ = low) and by setting $\overline{\text{RS}}$ low. Address lines A0 through A6 then select the desired byte of storage.


I/O PORTS AND REGISTERS

The I/O Ports consist of eight lines which can be individually programmed to act as either an input or an output. A logic zero in a bit of the Port A Data Direction Register (DDRA) causes the corresponding line of Port A to act as an input. A logic one causes the corresponding Port A line to act as an output. The voltage on any line programmed to be an output is determined by the corresponding bit in the Port A Data Register (DRA).

Data is read directly from the data pins during any read operation. For any output pin, the data transferred into the processor will be the same as that contained in the Data Register if the voltage on the pin is allowed to go to 2.4V for a logic one. Note that for input lines, the processor can write into the corresponding bit of the Data Register. This will not affect the polarity on the pin until the corresponding bit of DDRA is set to a logic one to allow the VO line to act as an output.

The operation of the Port B is exactly the same as the normal I/O operation of the Port A. Each of the eight lines can each be programmed to act as either an input or as an output by placing a 0 or a 1 into the Port B Data Direction register (DDRB). In the output mode, the voltage on a peripheral pin is controlled by the Port B Data Register (DRB).

The primary difference between Port A and the Port B is in the operation of the output buffers which drive these pins. The Port B output buffers are push-pull devices which are capable of sourcing 3 ma at 1.5V. This allows these pins to directly drive transistor switches. To assure that the microprocessor will read proper data on a "Read Port B" operation, logic in the R6532 allows the microprocessor to read the Output Register instead of reading the peripheral pin as on Port A.



R6532 Block Diagram

EDGE DETECTING WITH PA7

In addition to acting as a peripheral I/O line, the PA7 line can be used as an edge-detecting input. In this mode, an active transition sets the internal interrupt flag (bit 6 of the Interrupt Flag register). Setting the interrupt flag causes $\overline{\text{IRQ}}$ output to go low if the PA7 interrupt has been enabled.

Control of the PA7 edge detecting mode is accomplished by writing to one of four addresses. In this operation, A0 controls the polarity of the active transition and A1 acts to enable or disable interrupting of the processor. The data which is placed on the Data Bus during this operation is discarded and has no effect on the control of PA7.


The PA7 interrupt flag is set on an active transition, even if the pin is being used as a normal input or as a peripheral control output. The flag is also set by an active transition if the PA7 interrupt is disabled. The reset signal (RES) disables the PA7 interrupt and enables negative (high-to-low) edge detection on PA7. The PA7 edge detect logic can be set to detect either a positive or negative transition and to either enable or disable interrupt (IRQ) generation upon detection.

During system initialization, the interrupt flag may inadvertently be set by an unexpected transition on the PA7. It is therefore recommended that the interrupt flag be cleared *before* enabling interrupting from PA7. To clear PA7 interrupt flag, simply read the interrupt Flag Register.

INTERVAL TIMER

The Timer section of the R6532 contains three basic parts: preliminary divide down register, programmable 8-bit register and interrupt logic.

The Timer can be programmed to count up to 255 time intervals. Each time interval can be either 1T, 8T, 64T or 1024T increments, where T is the system clock period. When a full count is reached, an interrupt flag is set to logic "1". After the interrupt flag is set the interrupt clock rate to a maximum of $-255\mathrm{T}$. Thus, after the interrupt flag is set, a Read of the timer will tell how long since the flag was set up to a maximum of 255T.



Basic Elements of Interval Timer

INTERVAL TIMER EXAMPLE

The 8-bit microprocessor data bus transfers data to and from the Timer. If a count of 52 time intervals were to be counted, the pattern 0 0 1 1 0 0 1 0 0 would be put on the data bus and written into the divide by 1 Timer register.

At the same time that data is being written to the Timer, the counting intervals of 1, 8,64, 1024T are decoded from address lines A0 and A1. During a Read or Write Operation address line A3 controls the interrupt enable, i.e., A3 = 1 enables \overline{RQ} , A3 = 0 disables \overline{RQ} . When the time is read prior to the interrupt flag being set, the number of time intervals remaining will be read, i.e., 51, 50, 49, etc.

When the Timer has counted through 0 0 0 0 0 0 0 0 0 0 n the next count time an interrupt will occur and the counter will read 1 1 1 1 1 1. After the interrupt flag is set, the timer register decrements at a divide by "1" rate of the system clock. If the timer is read after the interrupt flag is set and a value of 1 1 1 0 0 1 0 0 is read, the time since interrupt is 27T. The value read is in two's complement, but remember that interrupt occurred on count number one. Therefore, we must subtract 1.


```
Value read = 1 1 1 0 0 1 0 0 Complement = 0 0 0 1 1 0 1 1 ADD 1 = 0 0 0 1 1 1 0 0 = 28 Equals two's complement of register

SUB 1 = 0 0 0 1 1 0 1 1 = 27
```

Thus, to arrive at the *total* elapsed time, merely do a two's complement add to the original time written into the timer. Again, assume time written as 0 0 1 1 0 1 0 0 (=52). With a divide by 8, total time to interrupt is $(52\times8)+1=417T$. Total elapsed time would be 416T+27T=443T, assuming the value read after interrupt was 1 1 1 0 0 1 0 0.


The interrupt flag will be reset whenever the Timer is accessed by a read or a write. However, the reading of the timer at the same time the interrupt occurs will not reset the interrupt flag. When the interrupt flags are read (D7 for the timer, D6 for the edge detect) data bus lines D0-D5 go to 0.


When reading the timer after an interrupt, A3 should be low so as to disable the IRQ pin. This is done so as to avoid future interrupts until after another Write timer operation.



Interval Time Example Waveforms

BUS AND PERIPHERAL TIMING WAVEFORMS





AC CHARACTERISTICS

Characteristic		R6532 (1 MHz)		R6532A (2 MHz)		
	Symbol	Min	Max	Min	Max	Unit
Clock Cycle Time	Toyc	1	10	0.5	10	μs
Clock Pulse Width	T _C	470	_	240		пѕ
Rise & Fall Times	T_R , T_F	_	25		15	ns

READ TIMING

Address Set Up Time	T _{ACR}	180		90		ns
Address Hold Time	TCAR	0	_	0		ns
R/W Set Up Time	T _{WCR}	180	_	90		ns
Data Bus Delay Time	T _{CDR}		395		190	n
Data Bus Hold Time	T _{HR}	10	_	10		ns
Peripheral Data Set Up Time	T _{PCR}	300		150	_	ns

WRITE TIMING

Ø2 Cycle Time	Tcyc	1	10	0.5	10	μS
Ø2 Pulse Width	Тс	470		240	-	ns
Address Set Up Time	TACW	180	_	90		ns
Address Hold Time	TCAH	0		0		ns
R/W Set Up Time	T _{WCW}	180	_	90	_	ns
R/W Hold Time	T _{CWH}	0		0	_	ns
Data Bus Set-Up Time	T _{DCW}	300	_	150		ns
Data Bus Hold Time	T _{HW}	10	_	10		пѕ
Peripheral Data Delay Time	T _{CPW}		1	_	0.5	μs
Peripheral Data Delay Time CMOS	T _{CMOS}		2		1	μ\$

MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit
Supply Voltage	V _{cc}	- 0.3 to + 7.0	Vdc
Input Voltage	V _{IN}	- 0.3 to + 7.0	Vdc
Operating Temperature Commercial Industrial	TA	0 to + 70 - 40 to + 85	တ္ခံ
Storage Temperature	T _{STG}	- 55 to + 150	°C

*NOTE: Stresses above those listed under ABSOLUTE MAXI-MUM RATINGS may cause permanent damage to the device.
This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC CHARACTERISTICS ($V_{CC} = 5.0 \pm 5\%$, $T_A = T_L$ to T_H unless otherwise noted)

Parameter	Symbol	Min	Max	Unit ⁽¹⁾	Test Conditions
nput High Voltage	V _{IH}	2.4	V _{cc}	٧	
nput Low Voltage	VIL	0	0.4	٧	
nput Leakage Current: A0-A6, RS, R/W, RES, Ø2, CS1,CS2	l _{IN}	_	2.5	μΑ	$V_{IN} = 5.25V$ $V_{CC} = 0V$
nput Leakage Current for Three-State Off D0-D7	l _{TSI}	-	± 10	μА	$V_{IN} = 0.4V$ to 2.4V
nput High Current PA0-PA7, PB0-PB7	l _{iH}	-100	_	μА	V _{IH} = 2.4V
nput Low Current PA0-PA7, PB0-PB7	I _{fL}	-	-1.6	mA	$V_{IN} = 0.4V$
Output High Voltage PA0-PA7, PB0-PB7 (TTL drive), D0-D7 PB0-PB7 (other than TTL drive, e.g., Darlington)	V _{OH}	2.4 1.5	_	V	V _{CC} = 4.75V I _{LOAD} = -100 μA I _{LOAD} = 3 mA
Output Low Voltage D0-D7	VoL	_	0.4	V	V _{CC} = 4.75V I _{LOAD} = 1.6 mA
Dutput High Current (Sourcing) PA0-PA7, PB0-PB7 (TTL drive), D0-D7 PB0-PB7 (other drive, e.g., Darlington)	Іон	- 100 - 3.0	-	μA mA	V _{OH} = 2.4V V _{OH} = 1.5V
Output Low Current (Sinking) PA0-PA7, PB0-PB7	loL	1.6		mA	V _{OL} = 0.4V
nput Capacitance Ø2 Other	C _{CLK} C _{IN}	=	30 10	pF pF	$V_{GC} = 5.0V$ $V_{IN} = 0V$ $f = 1 \text{ MHz}$
Output Capacitance	Соот	_	10	pF	T _A = 25°C
Power Dissipation	Pp	<u> </u>	1000	mW	T _A = 0°C

Notes:

1. All units are direct current (DC).

2. Negative sign indicates outward current flow, positive indicates inward flow.

