16 characters × 2 lines transflective character module with LED backlight RCM2060M

The RCM2060M is a transflective TN type liquid crystal module with a yellow-green LED backlight, a built-in control-ler/driver LSI, and a display capacity of 16 characters \times 2 lines.


Applications

Personal computers, word processors, facsimiles, telephones, etc.


Features

- 1) Wide viewing angle and high contrast.
- 2) 5×7 dot character matrix with cursor.
- 3) Interfaces with 4-bit or 8-bit MPUs.
- 4) Displays up to 226 characters and special symbols.
- Custom character patterns are displayed with the character RAM.
- Abundant instruction set including clear display, cursor on/off, and character blinking.
- Compact and light weight for easy assembly to the host instrument.
- 8) Operable on single 5 V power supply.
- 9) Low power consumption.
- Built-in extremely thin LED backlight with minimal power consumption.

External dimensions (Units: mm)



■Block diagram



Pin assignments

| Pin no. | Signal | Pin no. | Signal |
|---------|-----------------|---------|--------------------|
| 1 | Vss | 9 | DB2 |
| 2 | V _{DD} | 10 | DB3 |
| 3 | Vo | 11 | DB4 |
| 4 | RS | 12 | DB5 |
| 5 | R/W | 13 | DB6 |
| 6 | E | 14 | DB7 |
| 7 | DB0 | 15 | VLED- |
| 8 | DB1 | 16 | V _{LED} + |

●Power supply example




Fig.1

●Absolute maximum ratings (Ta = 25°C)

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|----------------------------|----------------------------------|------|------|-----------------|------|
| Logic power supply voltage | V _{DD} -V _{SS} | 0 | _ | 6.5 | V |
| LCD drive voltage | V _{DD} -V _O | 0 | _ | 6.5 | ٧ |
| Input voltage | Vin | Vss | _ | V _{DD} | ٧ |
| Operating temperature | Topr | 0 | _ | 50 | ဗ |
| Storage temperature | Tstg | -20 | _ | 70 | ဗ |

• Electrical characteristics ($V_{DD} = 5.0 \text{ V} \pm 0.25 \text{ V}$, Ta = 25° C)


| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|---------------------------|--------|------|------|-----------------|------|----------------------|
| Input high level voltage | ViH | 2.2 | _ | V _{DD} | ٧ | |
| Input low level voltage | VIL | _ | _ | 0.6 | V | |
| Output high level voltage | Vон | 2.4 | _ | _ | V | –lон=0.205mA |
| Output low level voltage | Vol | _ | _ | 0.4 | V | IoL=1.2mA |
| Power supply current | loo | _ | 1.0 | 3 | mA | V _{DD} =5V |
| LED forward current | ILED | _ | 60 | _ | mA | V _{LED} =5V |


•Optical characteristics (Ta = 25° C, $\phi = 0^{\circ}$)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|----------------|------------|------|------|------|------|--|
| Rise time | tr | _ | 100 | 250 | ms | $\theta = 10^{\circ}, \phi = 0^{\circ}$ |
| Fall time | td | _ | 150 | 250 | ms | $\theta = 10^{\circ}, \phi = 0^{\circ}$ |
| Contrast ratio | К | _ | 3 | _ | _ | $\theta = 10^{\circ}, \phi = 0^{\circ}$ |
| | <i>θ</i> 1 | _ | _ | 10 | deg | φ=0°, K≧1.4 |
| Viewing angle | <i>θ</i> 2 | 40 | _ | _ | deg | φ=0°, K≧1.4 |
| | φ | ±30 | _ | _ | deg | θ 1=20°, K≧1.4 |

(1) Definition of θ and ϕ


.





(2) Definition of viewing angles θ 1 and θ 2

(3) Definition of contrast ratio"K"



(4) Definition of optical response




Fig.5

Timing chart

(1) Writing




Fig. 6

| Parameter | Symbol | Min. | Тур. | Max. | Unit | |
|---------------------------|-------------|------|------|------|------|-------|
| Enable cycle time | toyce | 500 | _ | _ | ns | Fig.6 |
| Enable pulse time | Pweh | 220 | _ | _ | ns | Fig.6 |
| Enable rise and fall time | ter, ter | _ | _ | 25 | ns | Fig.6 |
| Address setup time | tas | 40 | _ | _ | ns | Fig.6 |
| Address hold time | t ah | 10 | _ | _ | ns | Fig.6 |
| Data setup time | tosw | 60 | _ | _ | ns | Fig.6 |
| Data hold time | tohw | 10 | _ | _ | ns | Fig.6 |

(2) Reading




Fig. 7

| Parameter | Symbol | Min. | Тур. | Max. | Unit | |
|---------------------------|----------|------|------|------|------|-------|
| Enable cycle time | toyce | 500 | _ | _ | ns | Fig.7 |
| Enable pulse time | PWEH | 220 | _ | _ | ns | Fig.7 |
| Enable rise and fall time | ter, ter | _ | _ | 25 | ns | Fig.7 |
| Address setup time | tas | 40 | _ | _ | ns | Fig.7 |
| Address hold time | tан | 10 | _ | _ | ns | Fig.7 |
| Data delay time | todr | 60 | _ | 120 | ns | Fig.7 |
| Data hold time | tohr | 20 | _ | _ | ns | Fig.7 |

Pin functions

| Symbol | Level | Input / output | Input / output Function | | | | | | | |
|-----------------|-------|----------------|--|--|--|--|--|--|--|--|
| Vss | 1 | _ | GND:0V | | | | | | | |
| V _{dd} | 1 | _ | 5V | Power supply voltage | | | | | | |
| Vo | _ | _ | | | | | | | | |
| RS | H/L | Input | Register selection signal. 0: Instruction register (writing) Busy flag, address counter (reading) 1: Data register (reading / writing) | | | | | | | |
| R/W | H/L | Input | Reading (R) and writing (W) selection signal. "0": Writing MPU → LCD module "1": Reading MPU ← LCD module | | | | | | | |
| Е | H,H→L | Input | Data reading and writing sta | art signal. | | | | | | |
| DB0 | H/L | Input / output | | s are bi-directional and used the MPU and the module. bit operation. | | | | | | |
| DB4 | H/L | Input / output | | s are bi-directional and used the MPU and the module. busy flag. | | | | | | |

Note: In order to be able to interface with 4-bit or 8-bit MPUs, the module supports data transfer with two transmissions of 4 bits at a time or one transmission of 8 bits at once.



⁽¹⁾ When the interface data length is 4 bits, data is transferred along DB4 through DB7 buses and DB0 through DB3 buses are not used. Data transferal is completed after two transfers of 4 bit data. First the upper nibble (contents of DB4 through DB7 during 8-bit interfacing) is transferred and then the lower nibble (contents of DB0 through DB3 during 8-bit interfacing) is transferred.

⁽²⁾ When the interface data length is 8 bits, the data DB0 through DB7 is transferred along the eight data buses.

Instructions

| Instruction | | | | | Co | ode | | | | | Description | Execution time |
|--------------------------------|----|-----|-----|-----|-----|-------|---|-----|-----|-----|--|---|
| mstruction | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | Description | f _{CP} =250kHz |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears display and sets address 0 of DD RAM to address counter. | 1.64ms |
| Home cursor | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | * | Sets address 0 of DD RAM to address counter and returns a shifted display to original position. The contents of DD RAM are unchanged. | 1.64ms |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets the cursor move direction and specifies whether or not to shift display. This operation occurs when reading or writing data. | 42 μs |
| Display on / off control | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | С | В | Turns display on or off [D], turns cursor on or off [C], or blinks the character at the cursor position [B]. | 42 μ s |
| Cursor / display shift | 0 | 0 | 0 | 0 | 0 | 1 | s/c | R/L | * | * | Moves cursor or shifts display without changing the DD RAM. | 42 μs |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | N | F | * | * | Sets the interface data length [DL], number of lines displayed [N], and character font [F]. | 42 μs |
| CG RAM address set | 0 | 0 | 0 | 1 | | | Α | CG | | | Sets the CG RAM address. Data received after this is CG RAM data. | 42 μs |
| DD RAM address set | 0 | 0 | 1 | | | | Add | | | | Sets the DD RAM address. Data received after this is DD RAM data. | 42 μs |
| Read busy flag address | 0 | 1 | BF | | | | AC | | | | Reads the busy flag signifying internal operations in progress and reads the contents of the address counter. | 0 μs |
| Write data to CG or DD RAM | 1 | 0 | | | ١ | Vrite | Dat | a | | | Data is written from the DD RAM or CG RAM. | 46 μs |
| Read data from CG or DD RAM | 1 | 1 | | | F | Read | Dat | а | | | Data is read to DD RAM or CG RAM. | 46 μs |
| 1 | | | | | | | ent es display shift shift movement slift t | | | | DD RAM: Display data RAM CG RAM: Character generator RAM Aca: CG RAM address Address DD RAM address (corresponds to cursor address) AC: Address counter used for both DD and CG RAM. | Execution times will vary with frequency. |

(Note) * = Invalid

● Character code and corresponding character pattern

| Character | | 2110 00 | Поорс | , iding | onara | otor pe | | | | | | | | | |
|--------------------------------|--------------|---|-------|---------|-------|-------------|----------|------|------|------------|----------|----------------|------------------|-----------|-------------|
| Higher 4 bit Lower 4 bit | 0000 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| XXXX0000 | CGRAM (1) | | | | | ••• | : | | | | •••• | -:: | . | | |
| XXXX0001 | (2) | | 1 | | | -::: | -::: | | | ::: | ··· | ::- | <u></u> | | |
| XXXX0010 | (3) | == | | | | | ! | | | : | · | ::: | .:: ¹ | | |
| XXXX0011 | (4) | | | | :: | : | :::- | | | | ::::. | : | === | : :::. | :::: |
| XXXX0100 | (5) | | | | | | 1 | | | ٠. | | ŀ | | | |
| XXXX0101 | (6) | :::: ::::::::::::::::::::::::::::::::: | | | | | 11 | | | :: | | . ! | | • | |
| XXXX0110 | (7) | | | | i,i | #" | i.,: | | | | | | | | |
| XXXX0111 | (8) | | : | | | •::: | i.i | | | 7.57 | | ::: | -::: | | : |
| XXXX1000 | (1) | • | | - | × | ! ": | ::: | | | -:: | •:: | | Ņ | : | :: |
| XXXX1001 | (2) | | | | + | | •• | | | **:; | : | · | | •• • | |
| XXXX1010 | (3) | :4: | :: | | ::: | : | | | | | | : `1 | <u>.</u> | | ==: |
| XXXX1011 | (4) | | : | K | | | • | | | := | | | | ∺ | . == |
| XXXX1100 | (5) | : | ₹. | | *** | i | | | | - | ::.: | | ::: | :::- | |
| XXXX1101 | (6) | | ***** | | | | ÷ | | | | .∹. | ·*; | : | | |
| XXXX1110 | (7) | | ÷ | | | 1 | : | | | | | | '- | 1 | |
| XXXX1111 | (8) | .** | ** | | | | - | | | •:: | | ∵ | | | |

Reset function

When you turn the power supply on using the internal reset circuit, the module automatically returns to its initial (reset) settings. At the initial settings, the following instructions are carried out.

(1) Clear display

The busy flag remains in the busy condition (BF = 1) until initialization is completed. This takes 15 ms.

(2) Function set

DL = 1: 8-bit interface data length

N = 1

 $F = 0: 5 \times 7$ dot matrix

(3) Display on/off control

D = 0: Display off

C = 0: Cursor off

B = 0: Blinking off


(4) Entry mode set

1/D = 1: +1 (increment)

S = 0: No shift

(5) Select DD RAM

Depending on the power supply's rise and fall times when it is turned on, there may be times when the initialization cannot be completed. Therefore, be aware of the following timing relationship.



toff regulates the power supply breaks, or on and off times.

Note) When the above power supply conditions are not met, the internal reset circuit will not operate properly.