8-BIT SHIFT REGISTERS | \$54199

N74199

S54199-N,F,Q • N74199-N,F

DIGITAL 54/74 TTL SERIES

DESCRIPTION

These 8-bit shift registers are compatible with most other TTL, DTL, and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

These synchronous 8-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load control input, a direct overriding clear line, and gated clock inputs. The register has three modes of operation:

Parallel (Broadside) Load Shift (In the direction QA toward QH) Inhibit Clock (Do nothing)


Parallel loading is accomplished by applying the 8 bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the J-K inputs. See the J-K inputs truth table for states required to enter serial data into the first flip-flop.

Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.


These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

PIN CONFIGURATIONS



TRUTH TABLE

INP	UTS	OUTPUT t _{n+1}	
J	К	QA	NOTES: A. t _n = bit time before
L	Н	Q _{An}	clock pulse
L	L	L	B. $t_{n+1} = bit time after$
Н	Н	н	clock pulse
Н	L	\overline{Q}_{An}	H - high level, L = low level



RECOMMENDED OPERATING CONDITIONS

	S54199						
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply Voltage V _{CC}	4.5	5	5.5	4.75	5	5.25	V
Normalized Fan-Out From each output, N: High logic level			20			20	
Low logic level	1		10			10	
Input Count Frequency, f _{count}	0		25	0		25	MHz
Width of Clock or Clear Pulse, t _w	20			20		·	ns
Mode-Control Setup Time, t _{setup}	30			30			ns
Data Setup Time, t _{setup}	20			20			ns
Hold Time at any Input, thold	0			0			ns
Operating Free-Air Temperature, TA	-55	25	125	0	25	70	°c

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS *		554199		N	74199		
				MIN	TYP*	MAX	MIN	TYP*	MAX	UNIT
V _{!H}	High-level input voltage			2			2			٧
VIL	Low-level input voltage					8.0			0.8	٧
V _I	Input clamp voltage	V _{CC} = MAX,	I ₁ = -12mA			-1.5			-1.5	V
V _{ОН}	High-level output voltage	V _{CC} = MIN, V _{IL} = 0.8V,	V _{IH} = 2V, I _{OH} =-800μA	2.4			2.4			V
V _{OL}	Low-level output voltage	$V_{CC} = MIN,$ $V_{1L} = 0.8V,$				0.4			0.4	V
1,	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 5.5V			1			1	mA
ин	High-level input current	V _{CC} = MAX,	V ₁ = 2.4V			40			40	μΑ
I _I L	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4V			-1.6			-1.6	mA
los	Short-circuit output current [†]	V _{ÇC} = MAX		-20		-57	-18		-57	mA
^I cc	Supply current	V _{CC} = MAX,	Table Below		72	104		72	116	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_A = 25°C, N = 10

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}	Maximum input count frequency		25	35		MHz
^t PHL	Propagation delay time, high-to- low-level output from clear			23	35	ns
^t PHL	Propagation delay time, high-to- low-level output from clock	$C_L = 15pF$, $R_L = 400\Omega$	8	20	30	ns
^t PLH	Propagation delay time, low-to- high-level output from clock		8	17	26	ns

^{*} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable

TEST CONDITIONS FOR $\mathbf{I}_{\mathbb{C}\mathbb{C}}$ (all outputs are open)

TYPE	APPLY 4.5V	FIRST GROUND, THEN APPLY 4.5V	GROUND
S54199, N74199	J, K, Inputs A thru H	Clock	Clock Inhibit, Clear, Shift/Load

^{**} All typical values are at V_{CC} = 5V, T_A = 25°C.

† Not more than one output should be shorted at a time.