

DUAL J-K MASTER-SLAVE FLIP-FLOP | \$54H73

N74H73

S54H73-A,F,W • N74H73-A,F

DIGITAL 54/74 TTL SERIES


DESCRIPTION

These J-K flip-flops are based on the master-slave principle. The AND gate inputs for entry into the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave.


Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

TRUTH TABLE




POSITIVE LOGIC


Low input to clear sets Q to logical 0 Clear is independent of clock



PIN CONFIGURATIONS



CLOCK WAVEFORM



RECOMMENDED OPERATING CONDITIONS

	MIN	NOM	MAX	UNIT_
Supply Voltage V _{CC} : S54H73 Circuits	4.5	5	5.5	V
N74H73 Circuits	4.75	5	5.25	v
Operating Free-Air Temperature Range, T _A : S54H73 Circuits	-55	25	125	°c
N74H73 Circuits	0	25	70	°c
Normalized Fan-Out from each Output, N.			10	
Width of Clock Pulse, tp(clock)	12			ns
Width of Clear Pulse, tp(clear)	16			ns
Input Setup Time, t _{setup} (See above)	≥tp(clock)			
Input Hold Time, thold	p(clock)			

ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS**		MIN	TYP†	MAX	UNIT
V _{in(1)}	Input voltage required to ensure logical 1 at any input terminal	V _{CC} = MIN		2			v
V _{in(0)}	Input voltage required to ensure logical 0 at any input terminal	V _{CC} = MIN				8.0	\
$V_{out(1)}$	Logical 1 output voltage	V _{CC} - MIN,	$I_{load} = -500 \mu A$	2.4			V
Vout(0)	Logical 0 output voltage	VCC = MIN,	I _{sink} = 20mA			0.4	V
lin(0)	Logical O level input current at J, K, or clock	V _{CC} ≈ MAX,	V _{in} = 0.4V			-2	mA
lin(0)	Logical O level input current at clear	V _{CC} = MAX,	V _{in} = 0.4V			-4	mA
lin(1)	Logical 1 level input current at J or K .	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			50 1	μA mA
l _{in(1)}	Logical 1 level input current at clock	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			50 1	μA mA
lin(1)	Logical 1 level input current at clear	V _{CC} = MAX, V _{CC} = MAX,	V _{in} = 2.4V V _{in} = 5.5V			100 1	μA mA
os	Short circuit output current **	VCC - MAX,	v _{in} = 0	-40		-100	mA
^I CC	Supply current	V _{CC} = MAX			32	50	mA

SWITCHING CHARACTERISTICS, V_{CC} = 5V, T_{A} = 25°C, N = 10

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _{clock}	Maximum clock frequency	C _L = 25pF,	R _L = 280Ω	25	30		MHz
^t pd1	Propagation delay time to logical 1 level from clear to output	C _L = 25pF,	R _L = 280Ω		6	13	ns
^t pd0	Propagation delay time to logical O level from clear to output	C _L = 25pF,	R _L = 280Ω		12	24	ns
^t pd1	Propagation delay time to logical 1 level from clock to output	C _L = 25pF,	R _L = 280Ω		16	21	ns
^t pd0	Propagation delay time to logical 0 level from clock to output	C _L = 25pF,	R _L = 280Ω		22	27	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable
device type.

^{**} Not more than one output should be shorted at a time, and duration of short circuit test should not exceed 1 second.

[†] All typical values are at V_{CC} = 5V, T_A = 25°C