

8-BIT μ P-COMPATIBLE D/A CONVERTER

SE/NE5018

DESCRIPTION

The NE5018 is a complete 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultra-low loading for easy interfacing with all logic systems. The latches appear transparent when the LE input is in the low state. When LE goes high, the input data present at the moment of transition is latched and retained until LE again goes low. This feature allows easy compatibility with most micro-processors.

The chip also comprises a stable voltage reference (5V nominal) and a high slew rate buffer amplifier. The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature co-efficient.


The output of the buffer amplifier may be offset so as to provide bipolar as well as unipolar operation.

FEATURES

- 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Output buffer amplifier
- Accurate to $\pm 1/2$ LSB (.19%)
- Monotonic to 8 bits
- Amplifier and reference both short-circuit protected
- Compatible with 8085, 6800 and many other μ P's

APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication

BLOCK DIAGRAM**PIN CONFIGURATION**

F,N PACKAGE	
DIGITAL GND	1
DB0 (LSB)	2
DB1	3
DB2	4
DB3	5
DB4	6
DB5	7
DB6	8
DB7 (MSB)	9
LE	10
NC	11
VREF OUT	12
VREF IN	13
VCC-	14
VOUT	15
VCC+	16
DAC COMP.	17
BIPOLAR OFFSET	18
VREF ADJ.	19
ANALOG GND	20
AMP. COMP.	21
SUM NODE	22

ORDER NUMBERS
SE/NE5018F,N

D2 PACKAGE

D2 PACKAGE	
DIGITAL GND	1
DB0 (LSB)	2
DB1	3
DB2	4
DB3	5
DB4	6
DB5	7
DB6	8
DB7	9
NC	10
LE	11
VREF ADJ.	12
ANALOG GND	24
AMP. COMP.	23
SUM NODE	22
+ VCC	21
VOUT	20
NC	19
- VCC	18
DAC COMP.	17
BIPOLAR OFFSET	16
NC	15
VREF IN	14
VREF OUT	13

TOP VIEW
ORDER NUMBER
NE5018D²

NOTES:

1. SOL-Released in Large SO package only.
2. SOL and non-standard pinout.
3. SO and non-standard pinouts.

8-BIT μ P-COMPATIBLE D/A CONVERTER

SE/NE5018

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC+}	Positive supply voltage	18
V _{CC-}	Negative supply voltage	-18
V _{IN}	Logic input voltage	0 to 18
V _{REFIN}	Voltage at V _{REF} input	12
V _{REFADJ}	Voltage at V _{REF} adjust	0 to V _{REF}
V _{SUM}	Voltage at sum node	12
I _{REFSC}	Short-circuit current to ground at V _{REF} OUT	Continuous
I _{OUTSC}	Short-circuit current to ground or either supply at V _{OUT}	Continuous
P _D	Power dissipation*	
	-N package	800
	-F package	1000
T _A	Operating temperature range	
	SE5018	-55 to +125
	NE5018	0 to +70
T _{TSG}	Storage temperature range	
T _{SOLD}	Lead soldering temperature (10 seconds)	-65 to +150
		300
		°C

*NOTES

For N package, derate at 120°C/W above 35°C

For F package, derate at 75°C/W above 75°C

DC ELECTRICAL CHARACTERISTICS

V_{CC+} = +15V, V_{CC-} = -15V, SE5018. -55°C ≤ T_A ≤ 125°C,NE5018. 0°C ≤ T_A ≤ 70°C unless otherwise specified!

Typical values are specified at 25°C

PARAMETER	TEST CONDITIONS	SE5018			NE5018			UNIT	
		Min	Typ	Max	Min	Typ	Max		
Resolution		8	8	8	8	8	8	Bits	
Monotonicity		8	8	8	8	8	8	Bits	
Relative accuracy				± 0.19			± 0.19	%FS	
V _{CC+}	Positive supply voltage	11.4	15		11.4	15		V	
V _{CC-}	Negative supply voltage	-11.4	-15		-11.4	-15		V	
V _{IN(1)}	Logic "1" input voltage	Pin 1 = 0V	2.0		2.0			V	
V _{IN(0)}	Logic "0" input voltage	Pin 1 = 0V		0.8			0.8	V	
I _{IN(1)}	Logic "1" input current	Pin 1 = 0V, 2V < V _{IN} < 18V	0.1	10	0.1	10		μA	
I _{IN(0)}	Logic "0" input current	Pin 1 = 0V, -5V < V _{IN} < 0.8V	-2.0	-10	-2.0	-10		μA	
V _{FS}	Full scale output voltage	Unipolar operation	9.50	9.961	10.50	9.50	9.961	10.50	V
V _{FS}	Full scale output voltage	V _{REF IN} = 5.000V, T _A = 25°C Bipolar operation	4.5	+4.961	5.5	4.5	+4.961	5.5	V
V _{ZS}	Zero scale voltage	V _{REF IN} = 5.000V, T _A = 25°C	-5.04	-5.000	-4.960	5.04	-5.000	4.960	mV
I _{OS}	Output short circuit current	T _A = 25°C V _{OUT} = 0V		15	40		15	40	mA
PSR+(out)	Output power supply rejection (+)	V ₋ = -15V, 13.5V ≤ V ₊ ≤ 16.5V, external V _{REF IN} = 5.000V		.001	.01		.001	.01	%FS / %VS
PSR-(out)	Output power supply rejection (-)	V ₊ = 15V, -13.5V ≤ V ₋ ≤ -16.5V, external V _{REF IN} = 5.000V		.001	.01		.001	.01	%FS / %VS
TCFS	Full scale temperature coefficient	V _{REF IN} = 5.000V		20			20		ppm/°C
TCZS	Zero scale temperature coefficient			5			5		ppm/°C

8-BIT μ P-COMPATIBLE D/A CONVERTER

SE/NE5018

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC+} = +15V$, $V_{CC-} = -15V$, SE5018, $-55^\circ C \leq T_A \leq 125^\circ C$,
 NE5018, $0^\circ C \leq T_A \leq 70^\circ C$ unless otherwise specified.¹
 Typical values are specified at $25^\circ C$

PARAMETER	TEST CONDITIONS	SE/5018			NE5018			UNIT
		Min	Typ	Max	Min	Typ	Max	
I_{REF}	Reference output current				3		3	mA
I_{REFSC}	Reference short circuit current		15	30		15	30	mA
PSR ⁺ (REF)	Reference power supply rejection (+)	$V_- = -15V$, $13.5V \leq V_+ \leq 16.5V$, $I_{REF} = 1.0mA$.003	.01		.003	.01	%VR/ %VS
PSR ⁻ (REF)	Reference power supply rejection (-)	$V_+ = 15V$, $-13.5V \leq V_- \leq 16.5V$,	.003	.01		.003	.01	%VR/ %VS
V_{REF}	Reference voltage	$I_{REF} = 1.0mA$	4.9	5.0	5.25	4.9	5.0	V
T_{CREF}	Reference voltage temperature coefficient	$I_{REF} = 1.0mA$ $T_A = 25^\circ C$		60			60	ppm/ $^\circ C$
Z_{IN}	DAC V_{REF} IN input impedance	$I_{REF} = 1.0mA$ $T_A = 25^\circ C$	4.15	5.0	5.85	4.15	5.0	$K\Omega$
I_{CC+}	Positive supply current	$V_{CC+} = 15V$		7	14		7	mA
I_{CC-}	Negative supply current	$V_{CC-} = -15V$		-10	-15		-10	mA
P_D	Power dissipation	$I_{REF} = 1.0mA$, $V_{CC} = \pm 15V$		255	435		255	mW

NOTE

1. Refer to Figure 2.

AC ELECTRICAL CHARACTERISTICS² $V_{CC} = \pm 15V$, $T_A = 25^\circ C$

PARAMETER	TO	FROM	TEST CONDITIONS	SE/NE5018			UNIT
				Min	Typ	Max	
t_{SLH}	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits low to high ³		1.8	μs
t_{SHL}	Settling time	$\pm \frac{1}{2}$ LSB	Input	All bits high to low ⁴		2.3	μs
t_{ph}	Propagation delay	Output	Input	All bits switched low to high ³		300	ns
t_{phi}	Propagation delay	Output	Input	All bits switched high to low ⁴		150	ns
t_{plsb}	Propagation delay	Output	Input	1 LSB change ^{3,4}		150	ns
t_{plh}	Propagation delay	Output	\overline{LE}	low to high transition ⁵		300	ns
t_{phl}	Propagation delay	Output	\overline{LE}	high to low transition ⁶		150	ns
t_s	Set-up time	\overline{LE}	Input	2, 7	100		ns
t_h	Hold time	Input	\overline{LE}	2, 7	50		ns
t_{pw}	Latch enable pulse width			2, 7	150		ns

NOTES

2. Refer to Figure 3.

3. See Figure 6.

4. See Figure 7.

5. See Figure 8.

6. See Figure 9.

7. See Figure 10.

8. For reference currents > 3mA, use of an external buffer is required.

8-BIT μ P-COMPATIBLE D/A CONVERTER

SE/NE5018

DC PARAMETRIC TEST CONFIGURATION




Figure 2

AC PARAMETRIC TEST CONFIGURATION




Figure 3

FULL/ZERO SCALE ADJUST—UNIPOLAR OUTPUT (0-10V)




Figure 4

BIPOLAR OUTPUT OPERATION (-5 to +5V)




Figure 5


SETTLING TIME AND PROPAGATION DELAY,
LOW TO HIGH DATA

Figure 6


SETTLING TIME AND PROPAGATION DELAY,
HIGH TO LOW DATA

Figure 7

8-BIT μ P-COMPATIBLE D/A CONVERTER

SE/NE5018

PROPAGATION DELAY, LATCH ENABLE TO OUTPUT




Figure 8

PROPAGATION DELAY, LATCH ENABLE TO OUTPUT




Figure 9

LATCH ENABLE PULSE WIDTH, SET-UP AND HOLD TIMES




Figure 10