

SP8000 SERIES HIGH SPEED DIVIDERS

UHF DECADE COUNTERS

SP8665B 1.0GHz ÷ 10 SP8666B 1.1GHz ÷ 10

SP8667B 1.2GHz ÷ 10

The SP8665/6/7 high speed decade counters operating at an input frequency of up to 1GHz over the temperature range 0° C to +70°C.

The device has a typical power dissipation of 550mW at the nominal supply voltage of 6.8V.

The clock input is biased internally and is coupled to the signal source by a capacitor. The input signal path is completed by an input reference decoupling capacitor which is connected to earth. If no signal is present at the clock input the device will self-oscillate. If this is undesirable it may be prevented by connecting a $15k \Omega$ resistor from the input to V_{EE} (pin 10 to pin 7). This will reduce the input sensitivity of the device by approximately 100mV.

The clock inhibit input is compatible with standard ECL III circuits using a common V_{CC} to the SP8665/6/7. A 6k Ω pulldown resistor is included on the chip. The input should be left open circuit when not in use. The SP8665/6/7 outputs are compatible with standard ECL II circuits. They may be used to drive ECL 10K by the inclusion of two resistors as shown in Fig. 4.



Fig. 2 Logic diagram



Fig. 1 Pin connections

FEATURES

- Guaranteed operation over large temperature range 0°C to 70°C
- Wide input dynamic range
- Self biasing clock input
- Clock inhibit input for direct gating capability

ABSOLUTE MAXIMUM RATINGS

Power supply voltage V _{CC} – V _{EE}	0V to +10V
Input voltage inhibit input	VEE to VCC
Input voltage CP input	2.5V p-p
Output current	20mA
Operating junction temperature	+150°C
Storage temperature	–55°C to 150°C

SP8665/6/7

ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise stated):

Supply voltage	6.8V ± 0.3V
Clock input	AC coupled, self-biasing
Clock inhibit input	ECL III compatible
Output	ECL II compatible
T _{amb}	0°C to +70°C
Supply voltage	$V_{CC} = 0V V_{EE} = -6.8V$
Clock input voltage	400mV to 1.2V (peak to peak)

Characteristics		Value			Units	Conditions
		Min.	Тур.	Max.		Conditions
Max, i/p frequency	SP8665	1.0			GHz	400mV to 1.2V p·p
	SP8666	1.1			GHz	600mV to 1.2V p-p
	SP8667	1.2			GHz	600mV to 1.2V p-p
Min. i/p frequency				200	MHz	Sine wave input 400mV p-p
Min. i/p frequency				100	MHz	Sine wave input 600mV p-p
Min. slew rate for square wave	e input		4	200	V/µsec	
Clock i/p impedance			400		Ω	At low frequency
Inhibit input reference level			-1.3		v	At 25°C compatible with
						ECL III throughout the
				1.0		temperature range.
Inhibit input pulldown resiste	or (internal)		6		kΩ	
Output pulldown resistor (int	ernal)		3		kΩ	
Power supply drain current			80	105	mA	At 25°C



Fig. 3 Test circuit



Fig. 4 SP8665 to ECL 10K