INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 February 1995

**Philips Semiconductors** 





**TDA8310** 

# PAL/NTSC colour processor for PIP applications

## FEATURES

- Multistandard vision IF circuit (positive and negative modulation)
- Video switch which automatically detects whether the incoming signal is CVBS or Y/C
- Integrated chrominance trap and bandpass filters (automatically calibrated)
- Integrated luminance delay line
- Automatic PAL/NTSC decoder which can decode all standards available in the world
- Easy interfacing with the TDA8395 (SECAM decoder) for multistandard applications
- Horizontal PLL with an alignment-free horizontal oscillator
- Vertical count-down circuit
- RGB/YUV and fast blanking switch with 3-state output and active clamping
- Low dissipation (560 mW)
- Small amount of peripheral components compared with competition ICs.

## GENERAL DESCRIPTION

The TDA8310 is an alignment-free PAL/NTSC colour processor for Picture-in-Picture (PIP) applications. The circuit contains a vision IF amplifier, a PAL/NTSC colour decoder, horizontal and vertical synchronization and an RGB/YUV switch.

As input for the colour decoder and sync processor the demodulated IF signal can be chosen but the circuit also has a video input which automatically detects whether the incoming signal is CVBS or Y/C. The output signals for the PIP processor are:

Luminance signal

Colour difference signals (U and V)

Horizontal and vertical synchronization pulses.

The RGB/YUV switch can select between two RGB or YUV sources, e.g. between the PIP processor and the SCART input signal.

The supply voltage for the IC is 8 V. It is available in a 52-pin SDIP package.

## ORDERING INFORMATION

TYPE NUMBER		PACKAGE				
	NAME	DESCRIPTION	VERSION			
TDA8310	SDIP52	plastic shrink dual in-line package; 52 leads (600 mil)	SOT247-1			

# TDA8310

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VP	supply voltage (pins 19 and 41)	7.2	8.0	8.8	V
IP	supply current	_	70	-	mA
Input voltages				•	1
V <sub>i(rms)</sub>	vision IF amplifier input sensitivity (RMS value)	-	70	100	μV
V <sub>17,20(p-p)</sub>	CVBS/Y input voltage (peak-to-peak value)	-	1	1.4	V
V <sub>16(p-p)</sub>	chrominance input voltage (peak-to-peak value)	-	0.3	-	V
V <sub>i(p-p)</sub>	RGB/YUV input signal voltage amplitude (peak-to-peak value)	-	-	1.3	V
Output signals				·	
V <sub>o(p-p)</sub>	demodulated CVBS output voltage (peak-to-peak value)	-	2.5	-	V
V <sub>29</sub>	tuner AGC control output voltage	0	_	12	V
V <sub>o(p-p)</sub>	luminance output voltage (peak-to-peak value)	-	1.4	-	V
V <sub>50(p-p)</sub>	(B-Y) output voltage (peak-to-peak value)	1.06	1.33	1.60	V
V <sub>51(p-p)</sub>	(R-Y) output voltage (peak-to-peak value)	0.84	1.05	1.26	V
V <sub>39</sub>	horizontal sync pulse output voltage	-	4	-	V
V <sub>36</sub>	vertical sync pulse output voltage	-	4	-	V
Gv	voltage gain of the RGB switches	-0.5	0	+0.5	dB
Control voltage					
V <sub>control</sub>	control voltage for HUE	0	_	5	V

## **BLOCK DIAGRAM**



## PINNING

SYMBOL	PIN	DESCRIPTION
R2	1	RED input 2 (PIP)
G2	2	GREEN input 2 (PIP)
B2	3	BLUE input 2 (PIP)
IDENT	4	colour standard identification output
BLANK	5	blanking output
В	6	BLUE output
G	7	GREEN output
R	8	RED output
SYST <sub>SW</sub>	9	system switch
R1	10	RED input 1
G1	11	GREEN input 1
B1	12	BLUE input 1
BLANK1	13	blanking input 1
CLAMP	14	clamping pulse input
DEC <sub>FT</sub>	15	decoupling filter tuning
CHROMA	16	chrominance input
CVBS <sub>EXT</sub>	17	external CVBS input
GND1	18	ground 1 (0 V)
V <sub>P1</sub>	19	supply voltage 1 (+8 V)
CVBSINT	20	internal CVBS input
DEC <sub>DIG</sub>	21	decoupling digital supply
VIDEO	22	IF video output
LOGIC2	23	crystal logic 2 input/output
LOGIC1	24	crystal logic 1 input/output
COLOUR2	25	colour system logic 2 input/output
COLOUR1	26	colour system logic 1 input/output
R/W	27	read/write selection input

SYMBOL	PIN	DESCRIPTION
HUE	28	HUE control input
TUNER <sub>AGC</sub>	29	tuner AGC output
C <sub>AGC</sub>	30	AGC filter capacitor
TUNER <sub>ADJ</sub>	31	tuner take-over adjustment input
CVBS <sub>SW</sub>	32	CVBS positive/negative modulation control switch input
IF1	33	IF input 1
IF2	34	IF input 2
DEC <sub>BG</sub>	35	bandgap decoupling
VOUT	36	vertical sync output pulse
PH1LF	37	phase 1 loop filter
GND2	38	ground 2 (0 V)
HOUT	39	horizontal sync output pulse
SAND	40	sandcastle pulse output
V <sub>P2</sub>	41	supply voltage 2 (+8 V)
XTAL1	42	4.4336 MHz crystal
XTAL2	43	3.5820 MHz crystal for PAL-N
XTAL3	44	3.5756 MHz crystal for PAL-M
XTAL4	45	3.5795 MHz crystal for NTSC
PLL	46	PLL colour filter
CHROMAO	47	chrominance output for TDA8395
SECAM	48	SECAM reference output
Y	49	Y output
B–Y	50	B-Y output
R–Y	51	R–Y output
BLANK2	52	blanking/insertion input 2 (PIP)

Preliminary specification



## FUNCTIONAL DESCRIPTION

### Vision IF amplifier

The IF amplifier contains three AC-coupled control stages with a total gain control range >60 dB. The sensitivity of the circuit is comparable with that of modern IF-ICs. The demodulation of the IF signal is achieved by a multiplier. The demodulator is alignment-free and does not require external components.

The polarity of the demodulator can be switched to make the circuit suitable for positive and negative modulated signals.

The AGC detector operates on top-sync or top white-level depending on the position of the demodulator. The AGC detector time-constant capacitor is externally connected to facilitate flexibility of the application. During positive modulation the time-constant of the AGC system is too long to avoid visible variations of the signal amplitude. To obtain an acceptable speed of the AGC system a circuit has been included which detects whether the AGC detector is activated every frame period. When no action is detected during three frame periods the speed of the system is increased.

#### Synchronization circuit

The sync separator is preceded by a voltage controlled amplifier which adjusts the sync pulse amplitude to a fixed level. The sync pulses are then fed to the slicing stage (separator) which operates at 50% of the amplitude.

The separated sync pulses are fed to the first phase detector and to the coincidence detector. The coincidence detector is used to detect whether the line oscillator is synchronized and for transmitter identification. The first PLL has a very high static steepness, this ensures that the phase of the picture is independent of the line frequency. The line oscillator operates at twice the line frequency.

The oscillator network is internal. Because of the spread of internal components an automatic adjustment circuit has been added to the IC.

The circuit compares the oscillator frequency with that of the crystal oscillator in the colour decoder. This results in a free-running frequency which deviates less than 2% from the typical value.

The horizontal output pulse is derived from the horizontal oscillator via a pulse shaper. The pulse width of the output pulse is 5.4  $\mu$ s, the front edge of this pulse coincides with the front edge of the sync pulse at the input.

The vertical output pulse is generated by a count-down circuit. The pulse width is approximately  $380 \ \mu s$ . Both the horizontal and vertical pulses will always be available at the outputs even when no input signal is available.

In addition to the horizontal and vertical sync pulse outputs the IC has a sandcastle pulse output which contains burst key and blanking pulses.

### Integrated video filters

The circuit contains a chrominance bandpass and trap circuit. The filters are realised by gyrator circuits that are automatically tuned by comparing the tuning frequency with the crystal frequency of the decoder. When a Y/C signal is supplied to the input the chrominance trap is automatically switched off by the Y/C detection circuit, but it is also possible to force the filters in the CVBS or Y/C position.

The luminance delay line is also realised by gyrator circuits.

#### Colour decoder

The colour decoder contains an alignment-free crystal oscillator, a colour killer circuit and colour difference demodulators. The 90° phase shift for the reference signal is achieved internally.

The colour decoder is very flexible. Together with the SECAM decoder TDA8395 an automatic multistandard decoder can be designed but it is also possible to use it for one standard when only one crystal is connected to the IC. The decoder can be forced to one of the standards via the "forced mode" pins. The crystal pins which are not used must be connected to the positive supply line via a 8.2 k $\Omega$  resistor. It is also possible to connect the non-used pins with one resistor to the positive supply line. In this event the resistor must have a value of 8.2 k $\Omega$  divided by the number of pins.

The chrominance output signal of the video switch is externally available and must be used as an input signal for the SECAM decoder.

### **RGB/YUV** switch

The RGB/YUV switch is for switching between two RGB or YUV video sources. The outputs of the switch can be set to high impedance state so that other switches can be used in parallel.

The switch is controlled via pins 13 and 52. The details of switch control are shown in Table 5.

## TDA8310

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage		-	9.0	V
T <sub>stg</sub>	storage temperature		-25	+150	°C
T <sub>amb</sub>	operating ambient temperature		-25	+70	°C
T <sub>sld</sub>	soldering temperature for 5 s		-	260	°C
Tj	maximum operating junction temperature		-	150	°C
V <sub>es</sub>	electrostatic discharge	note 1	-2000	+2000	V
		note 2	-200	+200	V

#### Notes

- 1. Human body model 100 pF, 1500  $\Omega$ .
- 2. Machine model 200 pF, 0 Ω.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air	≤40	K/W

## QUALITY SPECIFICATION

In accordance with *"SNW-FQ-611 part E"*. The numbers of the quality specification can be found in the *"Quality Reference Handbook"*. The handbook can be ordered using the code 9398 510 63011. All pins are protected against electrostatic discharge by means of internal clamping diodes.

### Latch up

At  $T_{amb} = 70 \degree C$  most pins meet the specification:

 $I_{trigger} \ge 100 \text{ mA or} \ge 1.5 \text{ V}_{DDmax}$ 

 $I_{trigger} \leq -100 \text{ mA or} \leq -0.5 \text{ V}_{DDmax}.$ 

The following pins do not meet this specification:

pin 7 +90 mA

pin 21 +90 mA

pin 32 –90 mA

pin 46 +90 mA.

## TDA8310

## CHARACTERISTICS

 $V_P$  = 8 V;  $T_{amb}$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies		1		•		
V <sub>P</sub>	supply voltage (pins 19 and 41)		7.2	8.0	8.8	V
I <sub>P1</sub>	supply current (pin 19)		45	65	80	mA
I <sub>P2</sub>	supply current (pin 41)		3	5	10	mA
P <sub>tot</sub>	total power dissipation		_	560	_	mW
IF circuit						
VISION IF AM	plifier input (pins 33 and 34)					
V <sub>i(rms)</sub>	input sensitivity (RMS value)	note 1				
		f <sub>i</sub> = 38.90 MHz	-	70	100	μV
		f <sub>i</sub> = 45.75 MHz	-	70	100	μV
		f <sub>i</sub> = 58.75	-	70	100	μV
R <sub>I</sub>	Input resistance (differential)	note 2	1.6	2.0	2.4	kΩ
CI	Input capacitance (differential)	note 2	-	3	-	pF
G <sub>cr</sub>	gain control range	note 3	64	-	-	dB
V <sub>i(rms)</sub>	maximum input signal (RMS value)		100	150	_	mV
VIDEO AMPLII	FIER OUTPUT; note 4 (PIN 22)					
V <sub>22(neg)</sub>	negative modulation					
	zero signal output level	note 5	4.45	4.60	4.75	V
	top sync level		1.9	2.0	2.1	V
V <sub>22(pos)</sub>	positive modulation					
	zero signal output level	note 5	1.85	2.00	2.15	V
	white level		4.2	4.3	4.4	V
$\Delta V_{22}$	difference in amplitude between negative and positive modulation		-	0	15	%
Z <sub>O</sub>	video output impedance		-	-	75	Ω
I <sub>bias</sub>	internal bias current of NPN emitter follower output transistor		1	-	-	mA
I <sub>source</sub>	maximum source current		-	-	5	mA
S/N	signal-to-noise ratio	notes 6 and 7				
		V <sub>i</sub> = 10 mV	52	60	-	dB
		end of control range	52	61	-	dB
V <sub>22(rc)</sub>	residual carrier signal	note 6	-	2.5	_	mV

1				1	1	1		
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
IF AND TUNER AGC								
Timing of IF	-AGC ( $C_{30} = 2.2  \mu F$ )							
	modulated video interference	30% AM for 1 to 100 mV; 0 to 200 Hz (system B/G)	-	_	10	%		
t <sub>inc</sub>	response time for an IF input signal amplitude increase of 52 dB for positive and negative modulation		-	2	5	ms		
t <sub>dec</sub>	response time for an IF input signal amplitude decrease of 52 dB							
	for negative modulation		-	25	50	ms		
	for positive modulation		-	100	200	ms		
l <sub>leak</sub>	allowed leakage current of the AGC capacitor	note 8						
	for negative modulation		-	-	10	μA		
	for positive modulation		_	-	200	nA		
Tuner take-o	over adjustment (pin 31)							
V <sub>31(rms)</sub>	minimum starting level voltage for tuner take-over (RMS value)		_	0.2	0.5	mV		
V <sub>31(rms)</sub>	maximum starting level voltage for tuner take-over (RMS value)		100	150	-	mV		
V <sub>cr</sub>	control voltage range		0.5	-	4.5	V		
Tuner contro	bl output (pin 29)		•	·		1		
V <sub>29</sub>	maximum tuner AGC output voltage	maximum gain	_	-	12	V		
V <sub>29(sat)</sub>	output saturation voltage	minimum gain; I <sub>29</sub> = 2 mA	_	-	300	mV		
I <sub>29</sub>	maximum tuner AGC output current swing		5	_	-	mA		
I <sub>leak</sub>	leakage current RF AGC		_	-	1	μΑ		
$\Delta V_{29}$	input signal voltage variation for complete tuner control	I <sub>O(max)</sub> = 1 mA	0.5	2.0	4.0	dB		
CVBS and Y	//C switch							
INTERNAL CV	/BS AND EXTERNAL CVBS/Y INPUTS (PIN	is 20 and 17)						
V <sub>20,17(p-p)</sub>	CVBS/Y input voltage (peak-to-peak value)	notes 2 and 9	-	1	1.4	V		
I <sub>20,17</sub>	input current		-	4	6	μA		
V <sub>clamp</sub>	top sync clamping voltage level		-	3.3	-	V		
Iclamp	clamping input current		80	100	_	μA		

CVMDOL		CONDITIONS	MINI	тур		
STIVIBUL	PARAMETER	CONDITIONS	IVIIIN.	ITP.		UNIT
CHROMINANC	E INPUT (PIN 16)		1		1	i
V <sub>16(p-p)</sub>	chrominance input voltage (peak-to-peak value)	notes 2, 10 and 17	-	0.3	-	V
V <sub>16(p-p)</sub>	input signal amplitude before clipping occurs (peak-to-peak value)	note 6	1.0	-	-	V
R <sub>I</sub>	chrominance input resistance		14	20	26	kΩ
Cl	chrominance input capacitance	note 2	-	-	5	pF
CHROMINANC	E OUTPUT (PIN 47)			•		
V <sub>47(p-p)</sub>	output signal voltage amplitude (peak-to-peak value)		0.18	0.20	0.22	V
Z <sub>O</sub>	output impedance		200	250	300	Ω
Vo	DC output voltage	open-circuit output	1.2	1.4	1.6	V
SWITCH CON	TROL INPUT FOR INTERNAL/EXTERNAL POS	ITIVE/NEGATIVE MODULATION	i; note 11	(PIN 32)		
V <sub>32</sub>	internal CVBS signal selected					
	with negative modulation		_	_	1	V
	with positive modulation	note 12	2	_	3	V
V <sub>32</sub>	external CVBS or Y/C signal selected	IF switched to negative modulation	3.9	_	V <sub>P</sub>	V
ZI	input impedance		25	-	_	kΩ
ISS	suppression of non-selected video input signal	note 6	50	_	-	dB
SWITCH CON	TROL INPUT FOR EXTERNAL CVBS OR Y/C	SELECTION (PIN 9)			•	
V <sub>9</sub>	filters switched to CVBS condition		-	-	1	V
V <sub>9</sub>	filters switched to Y/C condition	note 12	2	-	3	V
V <sub>9</sub>	automatic selection of CVBS or Y/C		3.9	-	V <sub>P</sub>	V
Zl	input impedance		25	-	_	kΩ
Chrominand	ce filters, luminance delay line and lu	iminance output				
CHROMINANC	E TRAP CIRCUIT					
f <sub>trap</sub>	trap frequency		_	f <sub>osc</sub>	_	MHz
QF	trap quality factor	notes 6 and 13	_	2	_	
SR	colour subcarrier rejection		20	-	_	dB
CHROMINANC	E BANDPASS CIRCUIT			1		1
f <sub>c</sub>	centre frequency		-	f <sub>osc</sub>	-	MHz
QBP	bandpass quality factor	note 6	-	3	_	
Y DELAY LINE			•	1		
Δt <sub>d</sub>	difference in delay time between the luminance and the demodulated chrominance signals	note 6	0	50	100	ns
В	bandwidth of internal delay line	note 6	8	-	_	MHz

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Y OUTPUT (P	n 49)		1		.I	
V <sub>49(b-w)</sub>	output signal voltage amplitude (black-to-white value)	note 29	0.8	1.0	1.2	V
Z <sub>O</sub>	output impedance		80	100	120	Ω
V <sub>49(DC)</sub>	DC output voltage level (top sync)		2.7	2.9	3.1	V
I <sub>bias</sub>	internal bias current of NPN emitter follower output transistor		0.4	0.5	-	mA
I <sub>source</sub>	maximum source current		_	-	2	mA
Horizontal a	and vertical synchronization circuits					
SYNC VIDEO	INPUT (PINS 17 AND 20)					
V <sub>17,20</sub>	sync pulse voltage amplitude	note 2	50	300	-	mV
SL	slicing level	note 14	-	50	_	%
VERTICAL SYN	۰ ۷C					
t <sub>W</sub>	width of the vertical sync pulse without sync instability	note 15	22	-	-	μs
HORIZONTAL	OSCILLATOR					
f <sub>fr</sub>	free running frequency		-	15625	_	Hz
$\Delta f_{fr}$	spread on free running frequency		-	_	±2	%
$\Delta f_{osc} / \Delta V_{P}$	frequency variation with respect to the supply voltage	$V_{P} = 8 V \pm 10\%$ ; note 6	-	0.2	0.5	%
$\Delta f_{OSC}$	frequency variation with temperature	$T_{amb} = 0$ to 70 °C; note 6	_	-	80	Hz
$\Delta f_{osc(max)}$	maximum frequency deviation at the start of the horizontal output	no calibration	_	-	75	%
HORIZONTAL	PLL; note 16 (FILTER CONNECTED TO PIN	37)				
f <sub>HR</sub>	holding range PLL		-	±0.9	±1.2	kHz
f <sub>CR</sub>	catching range PLL	note 6	±0.6	±0.9	_	kHz
S/N	signal-to-noise ratio of the video input signal at which the time constant is switched		14	20	26	dB
HYS	hysteresis at the switching point		1	3	6	dB
HORIZONTAL	output (pin 39)					
V <sub>OH</sub>	HIGH level output voltage	I <sub>O</sub> = 2 mA	2.4	4.0	_	V
V <sub>OL</sub>	LOW level output voltage	I <sub>O</sub> = 2 mA	-	0.3	0.6	V
I <sub>sink</sub>	sink current		-	-	2	mA
I <sub>source</sub>	source current		-	-	2	mA
t <sub>W</sub>	pulse width		-	5.4	-	μs
t <sub>d</sub>	delay between the positive edge of the horizontal output pulse and the start of the horizontal sync pulse at the input		-	0	-	μs

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
VERTICAL OU	 ТРИТ; note 17 (РIN 36)	ł	1			I
f <sub>fr</sub>	free running frequency		_	50/60	_	Hz
f <sub>lock</sub>	locking range		45	_	64.5	Hz
	divider value not locked		_	625/525	_	lines
	locking range		488	_	722	lines/ frame
V <sub>OH</sub>	HIGH level output voltage	I <sub>O</sub> = 2 mA	2.4	4.0	_	V
V <sub>OL</sub>	LOW level output voltage	I <sub>O</sub> = 2 mA	-	0.3	0.6	V
l <sub>sink</sub>	sink current		_	_	2	mA
I <sub>source</sub>	source current		-	_	2	mA
t <sub>W</sub>	pulse width		-	380	_	μs
t <sub>d</sub>	delay between the start of the vertical sync pulse at the input and the positive edge of the output pulse		-	37.5	_	μs
SANDCASTLE	PULSE OUTPUT; note18 (PIN 40)					
Vo	output voltage during scan	I <sub>O</sub> = 1 mA; note 30	_	_	0.9	V
Vo	output voltage during burst key	I <sub>O</sub> = 1 mA; note 30	4.1	_	5.2	V
Z <sub>O</sub>	output impedance during blanking		1.0	_	_	MΩ
t <sub>W</sub>	pulse width					
	burst key		3.3	3.5	3.7	μs
	line blanking		8.4	8.7	9.0	μs
	vertical blanking		_	14	_	lines
t <sub>d</sub>	delay of start of burst key to start of sync		5.2	5.4	5.6	μs
Colour dem	odulation part					
CHROMINANC	E AMPLIFIER					
ACC <sub>cr</sub>	ACC control range	note 19	26	_	_	dB
ΔV	change in amplitude of the output signals over the ACC range		-	_	2	dB
THR <sub>on</sub>	threshold colour killer ON		-38	-41	-44	dB
HYS <sub>off</sub>	hysteresis colour killer OFF	note 6				
	strong input signal	S/N ≥ 40 dB	0	+3	+6	dB
	noisy input signal		0	+1	+8	dB
ACL CIRCUIT						
	chrominance burst ratio at which the ACL starts to operate		2.3	_	2.7	

						I		
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
REFERENCE PART								
Phase-locke	ed loop; note 20							
f <sub>CR</sub>	catching range		300	500	-	Hz		
Δφ	phase shift for a $\pm 300$ Hz deviation of the oscillator frequency	note 6	_	-	2	deg		
Oscillator		•		•	•	•		
TC <sub>osc</sub>	temperature coefficient of fosc	note 6	-	2.0	2.5	Hz/K		
$\Delta f_{osc}$	$f_{osc}$ deviation with respect to V <sub>P</sub>	note 6; V <sub>P</sub> = 8 V ±10%	-	-	250	Hz		
RI	input resistance (pins 43 to 45)	f <sub>i</sub> = 3.58 MHz; note 2	-	1.5	-	kΩ		
R <sub>I</sub>	input resistance (pin 42)	f <sub>i</sub> = 4.43 MHz; note 2	-	1	_	kΩ		
CI	input capacitance (pins 42 to 45)	note 2	-	-	10	pF		
R	required resistance to $V_P$ for a crystal pin which is not used	note 21	7.8	8.2	8.6	kΩ		
HUE CONTRO	DL INPUT; note 22 (PIN 28)	•	ł			·		
HUE <sub>cr</sub>	HUE control range	see also Fig.3	±35	±40	_	deg		
RI	input resistance		45	-	_	kΩ		
V <sub>control</sub>	control voltage to switch the colour PLL in the free-running mode	note 20	V <sub>P</sub> –1	-	-	V		
DEMODULATO	DR OUTPUTS (PINS 50 AND 51)	1	-	-1	-			
V <sub>50(p-p)</sub>	(B–Y) output signal voltage amplitude (peak-to-peak value)	note 31	1.06	1.33	1.60	V		
V <sub>51(p-p)</sub>	(R–Y) output signal voltage amplitude (peak-to-peak value)	note 31	0.84	1.05	1.26	V		
	spread of signal amplitude ratio PAL/NTSC	note 6	-1	-	+1	dB		
Z <sub>O</sub>	output impedance (R-Y)/(B-Y) output		-	-	500	Ω		
В	bandwidth of demodulators	–3 dB; note 23	_	650	-	kHz		
V <sub>50(p-p)</sub>	(B-Y) residual carrier output voltage	$f = f_{OSC}$	-	-	1	mV		
	(peak-to-peak value)	$f = 2f_{OSC}$	-	-	5	mV		
V <sub>51(p-p)</sub>	(R-Y) residual carrier output voltage	$f = f_{osc}$	-	-	1	mV		
	(peak-to-peak value)	$f = 2f_{OSC}$	_	-	5	mV		
V <sub>51(p-p)</sub>	H/2 ripple at (R–Y) output (peak-to-peak value)	only burst fed to input	_	-	25	mV		
$\Delta V_O / \Delta T$	change of output signal amplitude with temperature	note 6	_	0.1	-	%/K		
$\Delta V_O / \Delta V_P$	change of output signal amplitude with supply voltage	note 6	-	-	±0.1	dB		
I <sub>bias</sub>	internal bias current of NPN emitter follower output transistor		0.16	0.20	-	mA		
Isource	maximum source current		_	_	1	mA		

[			1	1	1	1
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DEMODULATIO	ON ANGLE AND GAIN RATIO					
	demodulation angle		85	90	95	deg
G	gain ratio of both demodulators G(B–Y) to G(R–Y)		1.60	1.78	1.96	
REFERENCE	SIGNAL OUTPUT FOR TDA8395 (PIN 48)					
f <sub>ref</sub>	reference frequency	note 24	-	4.43	_	MHz
V <sub>48(p-p)</sub>	output signal amplitude (peak-to-peak value)		0.2	0.25	0.3	V
Vo	output voltage level	PAL/NTSC identified	1.5	1.6	1.7	V
Vo	output voltage level	no PAL/NTSC; SECAM (by TDA8395) identified	4.3	4.5	4.7	V
I <sub>48</sub>	required current to force the decoder in SECAM mode		120	-	-	μΑ
STANDARD ID	ENTIFICATION AND FORCED SYSTEM SWIT	CHING; note 25 (PINS 4 AND	23 то 27)		•	
V <sub>I/O</sub>	input/output voltage					
	in "low" condition		-	_	1	V
	in "high" condition		4.0	_	5.3	V
V <sub>I(max)</sub>	maximum input voltage	note 26	-	_	V <sub>P</sub>	V
I <sub>load</sub>	maximum load current (pins 23 to 26)		-	-	1	mA
l <sub>l</sub>	input current (pins 23 to 26)					
	in "low" or "high" condition		-	-	1	μA
	when connected to V <sub>P</sub>	note 26	-	-	10	μA
R <sub>I</sub>	input resistance (pin 27)		80	_	_	kΩ
Vo	output voltage (pin 4)	notes 27 and 30				
	during PAL		-	-	0.9	V
	during SECAM		4.1	_	5.5	V
ZO	output impedance pin 4 during NTSC	note 27	1	_	_	MΩ
I <sub>load</sub>	maximum load current (pin 4)		-	_	0.5	mA
RGB switch	l de la construcción de la constru					
RGB INPUTS	(PINS 1 TO 3 AND 10 TO 12)					
V <sub>i(p-p)</sub>	signal voltage amplitude (peak-to-peak value)		-	-	1.3	V
ZI	input impedance		100	-	_	kΩ
V <sub>clamp</sub>	active clamping voltage level		2.6	2.8	3.0	V
ILI	input leakage current	note 6	-	-	3	μA
I <sub>clamp</sub>	active clamping current		-200	_	+200	μA

## Preliminary specification

# PAL/NTSC colour processor for PIP applications

						1
SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FAST BLANKI	NG/SWITCH INPUTS; NOTE 28 (PINS 13 AND	52)				
V <sub>IH</sub>	HIGH level input voltage		0.9	_	3.0	V
VIL	LOW level input voltage		0	_	0.5	V
l <sub>l</sub>	input current		-	-0.2	-0.3	mA
t <sub>d</sub>	delay between input and output pulse		_	_	50	ns
t <sub>d</sub>	delay between switch input and RGB output		-	-	70	ns
V <sub>13</sub>	input voltage on pin 13 to make RGB outputs and the fast blanking output high-ohmic		4	-	V <sub>P</sub>	V
CLAMPING PL	ilse input (pin 14)					
VIH	HIGH level input voltage		4.0	4.5	VP	V
VIL	LOW level input voltage		-	_	1	V
ZI	input impedance		1	_	_	MΩ
RGB OUTPUT	rs (pins 6 to 8)		·			•
G <sub>v</sub>	voltage gain of the switches	f = 1 MHz	-0.5	0	+0.5	dB
G <sub>diff</sub>	gain difference of the three channels		-	_	0.5	dB
Z <sub>O</sub>	output impedance		_	_	150	Ω
Z <sub>O(off)</sub>	output impedance in the "off" state	f = 10 MHz	100	-	-	kΩ
Vo	output voltage during blanking	open-circuit output	1.2	1.4	1.6	V
V <sub>os</sub>	blanking off-set voltage of the two sources		-	-	5	mV
I <sub>bias</sub>	internal bias current of NPN emitter follower output transistor		0.16	0.2	-	mA
I <sub>source(max)</sub>	maximum source current		_	_	1	mA
ISS	input signal suppression when RGB	f = 5 MHz; note 6	60	_	_	dB
	outputs are high-ohmic	f = 10 MHz; note 6	50	_	_	dB
		f = 22 MHz; note 6	40	_	_	dB
СТ	crosstalk between the two RGB	f = 5 MHz; note 6	-60	_	_	dB
	channels	f = 10 MHz; note 6	-50	_	_	dB
		f = 22 MHz; note 6	-40	_	_	dB
В	bandwidth of the RGB channels	C <sub>L</sub> = 20 pF; note 6				
	gain reduction –0.5 dB		5	_	_	MHz
	gain reduction –1 dB		10	_	-	MHz
	gain reduction –3 dB		22	_	-	MHz
t <sub>d</sub>	delay from RGB input to output	note 6	_	_	20	ns

## TDA8310

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
FAST BLANKI	NG OUTPUT (PIN 5)					-
V <sub>OH</sub>	HIGH level output voltage		2	-	3	V
V <sub>OL</sub>	LOW level output voltage		0	-	0.3	V
Z <sub>O</sub>	output impedance		_	-	300	Ω
Z <sub>O(off)</sub>	output impedance in the "off" state		100	-	-	kΩ
t <sub>r</sub>	rise time of the output pulse		_	-	30	ns
t <sub>f</sub>	fall time of the output pulse		_	-	30	ns
t <sub>d</sub>	delay difference between fast		-	-	30	ns
	blanking and RGB at the outputs					
I <sub>load</sub>	maximum load current		_	-	1	mA

### Notes

- 1. On set AGC.
- 2. This parameter is not tested during production and is just given as application information for the designer of the television receiver.
- 3. Measured with 0 dB = 500  $\mu$ V.
- 4. Measured at 10 mV RMS top sync input signal.
- 5. So called projected zero point, i.e. with switched demodulator.
- 6. This parameter is not tested during production but is guaranteed by the design and qualified by means of matrix batches which are made in the pilot production period.
- 7. Measured with a source impedance of 75  $\Omega$ , where:

S/N = 20 log 
$$\frac{V_{O} \text{ (black-to-white)}}{V_{m \text{ (rms)}} \text{ (B = 5 MHz)}}$$

- 8. When the leakage current of the capacitor exceeds this value it will result in a reduced performance of the AGC (amplitude variation during line or frame up to 20% maximum) but it will not result in a hang-up situation.
- 9. Signal with negative-going sync. Amplitude includes sync pulse amplitude.
- 10. Burst amplitude; for a colour bar with 75% saturation the chrominance signal amplitude is 660 mV (p-p).
- 11. The IC has two 3-level switch control inputs for the selection of the video signal for the decoder and synchronization circuits. The video source for internal or external signal is selected via pin 32, also the polarity of the demodulation for the internal signal. When the video switch is in the external position the voltage level of pin 9 determines whether the video filters are switched to CVBS or Y/C. It is also possible via pin 9 to select an automatic detection of the Y/C signal.
- 12. This value is internally generated when the pin is left open-circuit (the minimum value of the series resistor is 25 kΩ).
- 13. The -3 dB bandwidth of the circuit can be calculated by means of the following equation:

$$f_{-3 dB} = f_{osc} \left( 1 - \frac{1}{2Q} \right)$$

- 14. Slicing level is independent of sync pulse amplitude.
- 15. The horizontal and vertical sync are stable while processing Copy Guard signals and signals with phase shifted sync pulses (stretched tapes). Trick mode conditions of the VCR will also not disturb the synchronization. The value given is the delay caused by the vertical sync pulse integrator. The integrator has been designed such that the vertical sync is not disturbed for special anti-copy tapes with vertical sync pulses with an on/off time of 10/22 μs.

## TDA8310

16. To obtain a good performance for both weak signal and VCR playback the time constant of the first control loop is switched depending on the input signal condition. Therefore the circuit contains a noise detector and the time constant is switched to 'slow' when excessive noise is present in the signal. This occurs when the internal video signal is selected or for an external CVBS signal when the chrominance input (pin 16) is left open-circuit. The time constant is always 'fast' when the chrominance input pin is connected to ground and the input is switched to the Y/C mode. In the 'fast' mode during the vertical retrace time the phase detector current is increased 50% so that phase errors due to head-switching of the VCR are corrected as soon as possible.

During weak signal conditions (noise detector active) the phase detector is gated and the width of the gate pulse has a value of 5.7  $\mu$ s so that the effect of the noise is reduced to a minimum.

The output current of the phase detector for the various conditions is shown in Table 1.

- 17. The timing pulses for the vertical ramp generator are obtained from the horizontal oscillator via a divider circuit. This divider circuit has 2 search modes of operation:
  - a) The 'large window' mode is switched on when the circuit is not synchronized or, when a non-standard signal is received (the number of lines per frame in the 50 Hz mode is between 311 and 314 and in the 60 Hz mode between 261 and 264). In the search mode the divider can be triggered between line 244 and line 361 (approximately 45 to 64.5 Hz)
  - b) The 'narrow window' mode is switched on when more than 15 successive vertical sync pulses are detected in the narrow window. When the circuit is in the standard mode and a vertical sync pulse is missing the retrace of the vertical ramp generator is started at the end of the window. Consequently, the disturbance of the picture is very small. The circuit will switch back to the search window when, for 6 successive vertical periods, no sync pulses are found within the window.
- 18. To obtain a simple interface between the TDA8310 and the PIP processor the sandcastle output has been designed such that the output is pulled down during scan and pulled up during the burst key pulse. During blanking the output is high-ohmic and therefore the output voltage is determined by the load.
- 19. At a chrominance input voltage of 660 mV (p-p) (colour bar with 75% saturation i.e. burst signal amplitude 300 mV (p-p)) as given in Characteristics first parameter of Section "Chrominance input (pin 16)" the dynamic range of the ACC is +6 and -20 dB.
- 20. All frequency variations are referenced to 3.58/4.43 MHz carrier frequency. All oscillator specifications are measured with the Philips crystal series 9922 520. If the spurious response of the 4.43 MHz crystal is lower than –3 dB with respect to the fundamental frequency for a damping resistance of 1 kΩ, oscillation at the fundamental frequency is guaranteed. The spurious response of the 3.58 MHz crystal must be lower than –3 dB with respect to the fundamental frequency for a damping resistance of 1.5 kΩ. The catching and detuning range are measured for nominal crystal parameters. These are:
  - a) load resonance frequency  $f_0$  (C<sub>L</sub> = 20 pF) = 4.433619 or 3.579545 MHz
  - b) motional capacitance  $C_M = 20.6$  fF (4.43 MHz crystal) or 14.7 fF (3.58 MHz crystal)
  - c) parallel capacitance  $C_0 = 5.5 \text{ pF}$  (4.43 MHz crystal) or 4.5 pF (3.58 MHz crystal).

The actual load capacitance in the application should be  $C_L = 18 \text{ pF}$  to account for parasitic capacitances on and off chip.

The free-running frequency of the oscillator can be checked by the HUE control pin to the positive supply rail. In that condition the colour killer is not active so that the frequency off-set is visible on the screen. When two or more crystals are connected to the IC the circuit must be forced to one of the crystals during this test to prevent the oscillator continuously switching between the various frequencies.

- 21. The crystal pins which are not used must be connected to the positive supply line via an 8.2 kΩ resistor. It is also possible to connect the non-used pins together and use a resistor with a value of 8.2 kΩ divided by the number of pins which are not used.
- 22. When this pin is left open-circuit the HUE control is set to the nominal value.
- 23. This value indicates the bandwidth of the complete chrominance circuit including the chrominance bandpass filter. The bandwidth of the demodulator low-pass filter is approximately 1 MHz.

February 1995

TDA8310

- 24. The reference signal for the TDA8395 is available only when the crystal oscillator is operating at a frequency of 4.43 MHz. When a SECAM signal is identified this signal is only available during the vertical retrace period thus avoiding crosstalk with the incoming SECAM signal during scan.
- 25. The identified colour standard can be read from the IC in two ways:
  - a) From the voltage level of pin 4. The voltage during the demodulation of the various standards is given in the last three parameters of this section.
  - b) From the pins 23 to 26 when pin 27 is in the "read" mode.

When pin 27 is in the "write" mode the colour decoder can be forced to one of the colour standards. The levels for the various standards are given in Tables 2, 3 and 4.

- 26. When one or more pins have to be connected to the positive supply line the **total** current must be limited to 40  $\mu$ A. This can be achieved by connecting these pins together and connecting them to a positive supply line via a 100 k $\Omega$  resistor. When separate resistors are used a resistor with a higher value must be used so that the total current is limited to the required level.
- 27. The output of pin 4 is designed similar to the sandcastle output. The output is pulled down during PAL and pulled up during SECAM. During NTSC the pin is floating so that the output level is determined by the load.
- 28. The control possibilities of the RGB switch via pins 13 and 52 are shown in Table 5.
- 29. This output signal value is obtained when the CVBS or Y input signal at pins 17 and/or 20 has an amplitude of 0.7 V (black-to-white value).
- 30. The output buffer consists of a combination of a PMOS and an NMOS. The maximum output impedance in the low state can be calculated by dividing the maximum output voltage (for this parameter 0.9 V) by the specified current. For the high state this resistance can be calculated by dividing the difference between the maximum and minimum output voltage by the specified current. The output impedance is independent of the value of the output current.
- 31. These output signal values are obtained for a colour bar input signal with 75% saturation.

CURRENT PHASE DETECTOR DURING	SCAN (μA)	VERTICAL RETRACE (μΑ)	GATED YES/NO
Weak signal and synchronized	30	30	YES (5.7 μs)
Strong signal and synchronized	180	270	NO
Not synchronized	180	270	NO

 Table 1
 Output current of phase detector

**Table 2**Read/write pin input (pin 27)

MODE	LEVEL
Decoder automatic	LOW
Forced decoder mode	HIGH

Table 3	Colour	system	logic	(pins	25	and 26)	
---------	--------	--------	-------	-------	----	---------	--

PIN 25	PIN 26	STANDARD
LOW	LOW	auto/no colour
LOW	HIGH	PAL
HIGH	LOW	NTSC
HIGH	HIGH	SECAM

Table 4 Crystal logic (pins 23 and 24)

PIN 23	PIN 24	SELECTED CRYSTAL (MHz)
LOW	LOW	4.43
LOW	HIGH	3.579 (NTSC)
HIGH	LOW	3.575 (PAL-M)
HIGH	HIGH	3.582 (PAL-N)

Table 5	Control	logic RGB	switch	(pins	13 and	52)
---------	---------	-----------	--------	-------	--------	-----

PIN 13	PIN 52	RGB OUTPUT	FAST BLANKING OUTPUT
LOW	LOW	black	LOW
LOW	HIGH	RGB 2	HIGH
HIGH	LOW	RGB 1	HIGH
HIGH	HIGH	RGB 2	HIGH



## TDA8310

## PACKAGE OUTLINE



### SOLDERING

### Plastic dual in-line packages

### BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\circ}$ C, it must not be in contact for more than 10 s; if between 300 and 400  $^{\circ}$ C, for not more than 5 s.

## Preliminary specification

TDA8310

## DEFINITIONS

Data sheet status				
Objective specification	ctive specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				
Application information				

Where application information is given, it is advisory and does not form part of the specification.

## LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.