# **Signetics**

## Linear Products

#### DESCRIPTION

The TDA8440 is a versatile video/audio switch, intended to be used in applications equipped with video/audio inputs.

It provides two 3-State switches for audio channels and one 3-State switch for the video channel and a video amplifier with selectable gain (times 1 or times 2).

The integrated circuit can be controlled via a bidirectional  $I^2C$  bus or it can be controlled directly by DC switching signals. Sufficient sub-addressing is provided for the  $I^2C$  bus mode.

# TDA8440 Video and Audio Switch IC

**Product Specification** 

## FEATURES

- Combined analog and digital circuitry gives maximum flexibility in channel switching
- 3-State switches for all channels
- Selectable gain for the video channels
- Sub-addressing facility
- I<sup>2</sup>C bus or non-I<sup>2</sup>C bus mode (controlled by DC voltages)
- Slave receiver in the I<sup>2</sup>C bus mode
- External OFF command
- System expansion possible up to 7 devices (14 sources)
- Static short-circuit proof outputs

## APPLICATIONS

- TVRO
- Video and audio switching
- Television
- CATV

## **ORDERING INFORMATION**

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE		
18-Pin Plastic DIP (SOT-102)	0 to 70°C	TDA8440N		

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage Pin 15	14	V
	input voltage		
V <sub>SDA</sub>	Pin 17	-0.3 to V <sub>CC</sub> +0.3	
V <sub>SCL</sub>	Pin 18	-0.3 to V <sub>CC</sub> +0.3	V
VOFF	Pin 2	-0.3 to V <sub>CC</sub> +0.3	V V
V <sub>S0</sub>	Pin 11	-0.3 to V <sub>CC</sub> +0.3	V I
V <sub>S1</sub>	Pin 13	-0.3 to V <sub>CC</sub> +0.3	v
V <sub>S2</sub>	Pin 6	-0.3 to V <sub>CC</sub> +0.3	v
-l <sub>16</sub>	Video output current Pin 16	50	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>A</sub>	Operating ambient temperature range	0 to +70	°C
TJ	Junction temperature	+ 150	°C
$ heta_{JA}$	Thermal resistance from junction to ambient in free-air	50	°C/W

## PIN CONFIGURATION



## TDA8440

## BLOCK DIAGRAM AND TEST CIRCUIT



## Product Specification

**TDA8440** 

## DC ELECTRICAL CHARACTERISTICS TA = 25°C: Voc = 12V unless otherwise specified

SYMBOL	PARAMETER	Min	Тур	Max	UNIT
Supply					
V <sub>15-4</sub>	Supply voltage	10		13.2	V
I <sub>15</sub>	Supply current (without load)		37	50	mA
Video switch					
C <sub>1</sub> C <sub>3</sub>	Input coupling capacitor	100			nF
A <sub>3 ~ 16</sub> A <sub>3 - 16</sub>	Voltage gain (times 1; SCL = L) (times 2; SCL = H)	-1 +5	0 +6	+1 +7	dB dB
A <sub>1 - 16</sub> A <sub>1 - 16</sub>	Voltage gain (times 1; SCL ≈ L) (times 2; SCL ≈ H)	-1 +5	0 +6	+1 +7	dB dB
V <sub>3-4</sub>	Input video signal amplitude (gain times 1)			4.5	v
V <sub>1-4</sub>	Input video signal amplitude (gain times 1)			4.5	v
Z <sub>16-4</sub>	Output impedance		7		Ω
Z <sub>16-4</sub>	Output impedance in 'OFF' state	100			kΩ
	Isolation (off-state) (f <sub>O</sub> = 5MHz)	60			dB
S/S + N	Signal-to-noise ratio <sup>2</sup>	60			dB
V16-4	Output top-sync level	2.4	2.8	3.2	v
G	Differential gain			3	%
V <sub>16-4</sub>	Minimum crosstalk attenuation <sup>1</sup>	60			dB
RR	Supply voltage rejection <sup>3</sup>	36			dB
BW	Bandwidth (1dB)	10			MHz
α	Crosstalk attenuation for interference caused by bus signals (source impedance 75 $\Omega$ )	60			db
Audio switch	"A" and "B"				
V9-4 (RMS) V10-4 (RMS) V5-4 (RMS) V7-4 (RMS)	Input signal level			2 2 2 2 2	V V V V
Z <sub>9-4</sub> Z <sub>10-4</sub> Z <sub>5-4</sub> Z <sub>7-4</sub>	Input impedance	50 50 50 50	100 100 100 100		kΩ kΩ kΩ kΩ
Z <sub>12-4</sub> Z <sub>14-4</sub>	Output impedance			10 10	Ω Ω
Z <sub>14-4</sub>	Output impedance (off-state)	100			kΩ
V <sub>9 - 12</sub> V <sub>10 - 12</sub> V <sub>5 - 14</sub> V <sub>7 - 14</sub>	Voltage gain	-1 -1 -1 -1	0 0 0	+ 1 + 1 + 1 + 1	dB dB dB dB
	Isolation (off-state) (f = 20kHz)	90	1		dB
S/S + N	Signal-to-noise ratio <sup>4</sup>	90	1	1	dB
THD	Total harmonic distortion <sup>6</sup>	1	<u></u>	0.1	%

## **TDA8440**

#### DC ELECTRICAL CHARACTERISTICS (Continued) TA = 25°C; VCC = 12V, unless otherwise specified.

			LIMITS					
SYMBOL	PARAMETER	Min	Тур	Max	UNIT			
	Crosstalk attenuation for interferences caused by video signals <sup>5</sup>							
α	Weighted Unweighted	80 80			dB dB			
α	Crosstalk attenuation for interferences caused by sinusoidal sound signals $^{\rm 5}$	80			dB			
	Crosstalk attenuation for interferences caused by the bus signal (weighted) (source impedance = $1k\Omega$ )	80			dB			
RR	Supply voltage rejection	50			dB			
BW	Bandwidth (-1dB)	50			kHz			
I <sup>2</sup> C bus input	s/outputs SDA (Pin 17) and SCL (Pin 18)							
VIH	Input voltage HIGH	3		V <sub>CC</sub>	v			
VIL	Input voltage LOW	-0.3		+ 1.5	v			
<sup>і</sup> ін	Input current HIGH7			10	μA			
հլ	Input current LOW7			10	μA			
V <sub>OL</sub>	Output voltage LOW at I <sub>OL</sub> = 3mA			0.4	V			
IOL	Maximum output sink current		5		mA			
Ci	Capacitance of SDA and SCL inputs, Pins 17 and 18			10	pF			
Sub-address	inputs S <sub>0</sub> (Pin 11), S <sub>1</sub> (Pin 13), S <sub>2</sub> (Pin 6)							
VIH	Input voltage HIGH	3		V <sub>CC</sub>	V			
VIL	Input voltage LOW	-0.3		+0.4	V			
lін	Input current HIGH			10	μA			
կլ	Input current LOW	-50		0	μA			
OFF Input (Pi	n 2)							
VIH	Input voltage HIGH	+3		V <sub>CC</sub>	v			
VIL	Input voltage LOW	-0.3		+0.4	v			
Іін	Input current HIGH			20	μΑ			
1 <sub>IL</sub>	Input current LOW	-10		2	μA			

NOTES:

1. Caused by drive on any other input at maximum level, measured in B = 5MHz, source impedance for the used input 75Ω,

crosstalk = 20log Vout

2. S/N = 20log  $\frac{V_{O} \text{ video noise } (P - P)}{V_{O} \text{ noise } RMS B = 5MHz}$ 

3. Supply voltage ripple rejection = 20log  $\frac{V_R \text{ supply}}{V_R \text{ on output}}$  at f = max. 100kHz.

4. S/N = 20log  $\frac{V_0 \text{ nominal (0.5V)}}{V_0 \text{ noise B} = 20 \text{kHz}}$ 

5. Caused by drive of any other input at maximum level, measured in B = 20kHz, source impedance of the used input =  $1k\Omega$ ,

crosstalk = 20log  $\frac{V_{OUT}}{V_{IN} max}$  according to DIN 45405 (CCIR 468).

6. f = 20Hz to 20kHz.

7. Also if the supply is switched off.

#### AC ELECTRICAL CHARACTERISTICS I<sup>2</sup>C bus load conditions are as follows: $4k\Omega$ pull-up resistor to +5V; 200pF to GND. All values are referred to V<sub>IH</sub> = 3V and V<sub>IL</sub> = 1.5V.

STMBOL	PARAMETER	Min	Тур	Max		
t <sub>BUF</sub>	Bus free before start	4			μs	
ts (STA)	Start condition setup time	4			μs	
th (STA)	Start condition hold time	4			μs	
tLOW	SCL, SDA LOW period	4			μs	
t <sub>HIGH</sub>	SCL, HIGH period	4			μs	
t <sub>R</sub>	SCL, SDA rise time			1	μs	
t⊨	SCL, SDA fall time			0.3	μs	
ts (DAT)	Data setup time (write)	1			μs	
t <sub>H</sub> (DAT)	Data hold time (write)	1			μs	
ts (CAC)	Acknowledge (from TDA8440) setup time			2	μs	
t <sub>H</sub> (CAC)	Acknowledge (from TDA8440) hold time	0			μs	
ts (STO)	Stop condition setup time	4			μs	

#### Table 1. Sub-Addressing

			SUE	-ADDR	ESS	
52	51	50	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	
L	L	L	0	0	0	
( L	L	н	0	0	1	
L	н	L	0	1	0	
L	н	н	0	1	1	
н	L	L	1	0	0	
н	L	н	1	0	1	
н	н	L	1	1	0	
н	н	н	non I <sup>2</sup> C addressable			

FUNCTIONAL DESCRIPTION

The TDA8440 is a monolithic system of switches and can be used in CTV receivers equipped with an auxiliary video/audio plug. The IC incorporates 3-State switches which comprise:

a) An electronic video switch with selectable gain (times 1 or times 2) for switching between an internal video signal (from the IF amplifier) with an auxiliary input signal. b) Two electronic audio switches, for two sound channels (stereo or dual language), for switching between internal audio sources and signals from the auxiliary video/audio plug.

A selection can be made between two input signals and an OFF-state. The OFF-state is necessary if more than one TDA8440 device is used.

The SDA and SCL pins can be connected to the  $l^2 C$  bus or to DC switching voltages. Inputs  $S_0$  (Pin 11),  $S_1$  (Pin 13), and  $S_2$  (Pin 6) are used for selection of sub-addresses or switching to the non- $l^2 C$  mode. Inputs  $S_0, S_1$ , and  $S_2$  can be connected to the supply voltage (H) or to ground (L). In this way, no peripheral components are required for selection.

#### NON-I<sup>2</sup>C BUS CONTROL

If the TDA8440 switching device has to be operated via the auxiliary video/audio plug, inputs  $S_2$ ,  $S_1$ , and  $S_0$  must be connected to the supply line (12V).

The sources (internal and external) and the gain of the video amplifier can be selected via the SDA and SCL pins with the switching voltage from the auxiliary video/audio plug:

- Sources I are selected if SDA = 12V (external source)
- Sources II are selected if SDA = 0V (TV mode)
- Video amplifier gain is 2 × if SCL = 12V (external source)
- Video amplifier gain is 1 × if SCL = 0V (TV mode)

If more than one TDA8440 device is used in the non-I<sup>2</sup>C bus system, the OFF pin can be used to switch off the desired devices. This can be done via the 12V switching voltage on the plug.

- All switches are in the OFF position if OFF = H (12V)
- All switches are in the selected position via SDA and SCL pins if OFF = L (0V)

#### **I<sup>2</sup>C BUS CONTROL**

Detailed information on the I<sup>2</sup>C bus is available on request.

## TDA8440

## TDA8440

## Table 2. TDA8440 I<sup>2</sup>C Bus Protocol

STA	A <sub>6</sub>	A <sub>5</sub>	A4	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W	AC	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	AC	STO
STA	= star	t condi	tion																
Ac	= 1	1																	
As	= 0																		
A	= 0	Fixed	d addr	ess bit	s														
Aa	= 1	l.																	
A2	= sub-	addres	s bit.	fixed v	ia So	input													
A	= sub-	addres	s bit.	fixed v	ia Si	nput													
An'	= sub-	addres	s bit.	fixed v	ia So	nput													
R/W	= read	/write	bit (ha	as to t	e 0. c	niv wr	ite mo	de allow	ed)										
AC	= ackr	nowled	qe bit	(=0)	genera	ted by	the T	DA8440											
D7	= 1 au	udio la	is sel	ected 1	to audi	o outp	outa												
D <sub>7</sub>	= 0 ai	udio la	is not	select	ted	•													
D <sub>6</sub>	= 1 ai	udio II <sub>a</sub>	is se	lected	to aud	io out	out a												
D <sub>6</sub>	= 0 ai	udio II <sub>a</sub>	is no	t selec	ted														
D <sub>5</sub>	= 1 ai	udio I <sub>b</sub>	is sel	ected t	to audi	o outp	ut b												
D <sub>5</sub>	= 0 ai	udio Ib	output	t is no	t selec	ted													
D₄	= 1 ai	udio II <sub>b</sub>	is se	lected	to aud	io out	out b												
D4	= 0 ai	udio II <sub>b</sub>	is no	t selec	ted														
D <sub>3</sub>	≃ 1 vi	deo I i	s sele	cted to	video	outpu	ıt												
D <sub>3</sub>	= 0 vi	deoli	s not	selecte	əd														
D <sub>2</sub>	= 1 vi	deo II	is sele	ected t	o vide	o outp	ut												
D <sub>2</sub>	= 0 vi	= 0 video II is not selected																	
D <sub>1</sub>	= 1 vi	= 1 video amplifier gain is times 2																	
D1	= 0 vi	= 0 video amplifier gain is times 1																	
Do	= 1 0	= 1 OFF-input inactive																	
Do	= 0 O	FF-inpu	ut activ	ve 🗸															
STO	= stop	o condi	tion																
-																			

#### D<sub>0</sub>/OFF Gating

Do	OFF input	Outputs
0 (off input active)	н	OFF
0	L	In accordance with last defined
		D7-D1 (may be entered while
		OFF = HIGH)
1 (off input inactive)	н	In accordance with D7-D1
1	L	In accordance with D7-D1

## OFF FUNCTION

With the OFF input all outputs can be switched off (high ohmic mode), depending on the value of  $D_0$ .

#### **Power-on Reset**

The circuit is provided with a power-on reset function.

When the power supply is switched on, an internal pulse will be generated that will reset the internal memory  $S_0$ . In the initial state all the switches will be in the off position and the OFF input is active ( $D_7 - D_0 = 0$ ), ( $l^2C$  mode). In the non- $l^2C$  mode, positions are defined via SDA and SCL input voltages.

When the power supply decreases below 5V, a pulse will be generated and the internal memory will be reset. The behavior of the switches will be the same as described above.

