CMOS 8-Bit Microcontroller

TMP86CS41F

The TMP86CS41F is the high-speed, high-performance and low power consumption 8-bit microcomputer, including large-capacity ROM, RAM driver, multi-function timer/counter, serial interface (UART/SIO), a 10-bit AD converter and two clock generators on chip.

Product No.	ROM	RAM	Package	Flash
TMP86CS41F	60K × 8 bits	2K × 8 bits	P-QFP64-1414-0.80A	TMP86FS41F

Features

◆ 8-bit single chip microcomputer TLCS-870/C series

◆ Instruction execution time: 0.25 μs (at 16 MHz)
122 μs (at 32.768 kHz)

◆ 132 types and 731 basic instructions

◆ 21 interrupt sources (External: 6, Internal: 15)

◆ Input/Output ports (55 pins)
High current output: 8 pins (typ. 20 mA)

◆ 16-bit timer counter: 2 ch
● Timer, Event counter, Pulse width measurement,
Programmable pulse Generator (PPG), External-triggered
timer, Window modes

◆ 8-bit timer counter: 4 ch
● Timer, Event counter, Pulse Width Modulation (PWM)
output, Programmable Divider Output (PDO), PPG modes

◆ Time Base Timer (TBT)

◆ Divider output function

P-QFP64-1414-0.80A

TMP86CS41F

◆ Watchdog Timer
  ● Interrupt source/reset output (programmable)

◆ Serial interface
  ● 8-bit SIO: 1ch
  ● 8-bit UART: 1ch (IrDA output, selection of used pin)

◆ 10-bit successive approximation type AD converter
  ● Analog input: 16 ch

◆ Key on wake up: 4 ch

◆ Dual clock operation
  ● Single/Dual-clock mode

◆ Nine power saving operating modes
  ● STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  ● SLOW 1, 2 mode: Low power consumption operation using low-frequency clock (32.768 kHz)
  ● IDLE 0 mode: CPU stops, and peripherals operate using high-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
  ● IDLE 1 mode: CPU stops, and peripherals operate using high-frequency clock. Release by interrupts.
  ● IDLE 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.
  ● SLEEP 0 mode: CPU stops, and peripherals operate using low-frequency clock of Time-Base-Timer. Release by INTTBT interrupt.
  ● SLEEP 1 mode: CPU stops, and peripherals operate using low-frequency clock. Release by interrupts.
  ● SLEEP 2 mode: CPU stops, and peripherals operate using high and low frequency clock. Release by interrupts.

◆ Wide operating voltage: 4.5 to 5.5 V at 16 MHz/32.768 kHz, 2.7 to 5.5 V at 8 MHz/32.768 kHz

Difference between TMP86CM41F, TMP86CS41F, TMP86FS41F

The functions and the electrical characteristics between above products have some difference. Please refer the notice below.

1. Functions

a) Memory size

Product No.	ROM	RAM
TMP86CM41F	32 kbyte	1 kbyte
TMP86CS41F	60 kbyte	2 kbyte
TMP86FS41F	60 kbyte	2 kbyte

b) Clock gear

Product No.	Clock gear
TMP86CM41F	Support
TMP86CS41F	Not support
TMP86FS41F	Support

When developing a software for TMP86CS41F by using TMP86FS41F, CGCR<FCGCK> must be set to "000".

● TMP86CM41F/TMP86FS41F

CGCR (0030$_H$)

7	6	5	4	3	2	1	0
(DVCK)		(DV1CK)			FCGCK		

(Initial value: 000∗ ∗000)

● TMP86CS41F

CGCR (0030$_H$)

7	6	5	4	3	2	1	0
(DVCK)		(DV1CK)					

(Initial value: 000∗ ∗∗∗∗)

c) Port5

Product No.	Input
TMP86CM41F	CMOS
TMP86CS41F	Schmitt
TMP86FS41F	Schmitt

2. Electrical Characteristics

The some electrical characteristics except below are different. Please refer the technical data book of TMP86CM41F, TMP86CS41F and TMP86FS41F.

a) Absolute maximum ratings (VSS = 0)

Parameter	Symbol	Pin	Rating TMP86CM41F	Rating TMP86CS41F	Rating TMP86FS41F	Unit
Output current (Total)	Σ IOUT1	Except P5	80	60	80	mA
Output current (Total)	Σ IOUT2	P5 (Large current)	120	60	120	mA
Operating Temperature	Topr		-40 to 85	-40 to 85	-20 to 70	°C

b) Recommended operating condition

The supply voltage and the clock frequency have difference.

Recommended operating condition   (Vss = 0 V, Topr = − 40 to 85°C (Except TMP86FS41F))

Parameter	Symbol	Pin	Condition	Condition	TMP86CM41F Min	TMP86CM41F Max	TMP86CS41F Min	TMP86CS41F Max	TMP86FS41F Min	TMP86FS41F Max	Unit
Supply voltage	VDD		fc = 1 to 16 MHz	NOMAL1, 2 mode	4.5	5.5	4.5	5.5	4.5	5.5	V
			fc = 1 to 8 MHz	IDLE0, 1, 2 mode			2.7				
			fs = 32.768 kHz	SLOW1, 2 mode							
				SLEEP0, 1, 2 mode							
				STOP mode	2.0		2.0				
Clock frequency	fc	XIN, XOUT	VDD = 4.5 to 5.5 V		1.0	16.0	1.0	16.0	1.0	16.0	MHz
			VDD = 2.7 to 5.5 V		–	–	1.0	8.0	–	–	
	fs	XIN, XOUT	VDD = 4.5 to 5.5 V		30.0	34.0	30.0	34.0	30.0	34.0	kHz
			VDD = 2.7 to 5.5 V		–	–	30.0	34.0	–	–	

Pin Assignments (Top View)

P-QFP64-1414-0.80A

Block Diagram

Pin Functions (1/2)

Pin Name	Input/Output	Function	
P00 P01 P02 P03	I/O	4-bit I/O port. Each bit of these ports can be individually configured as an input or an output under software control.	–
P10 ($\overline{\text{INT0}}$)	I/O (Input)	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as divider output, PPG output, the latch of used bit must be set to "1", and used bits are configured outputs.	External Interrupt input
P11 (INT1)			External Interrupt input
P12 (INT2/TC1)			External interrupt input, Timer/Counter input
P13 ($\overline{\text{DVO}}$)	I/O (Output)		Divider output
P14 (PPG)			PPG output
P15 (TC2)	I/O (Input)		Timer/Counter input
P16 P17	I/O		–
P20 ($\overline{\text{INT5}}$/STOP1)	I/O (Input)	3-bit I/O port with latch. When used as input port, external interrupt input, and STOP mode release signal input, the latch must be set to "1".	External interrupt input, STOP mode release signal input
P21 (XTIN)	I/O (Input/Output)		Low Frequency Clock input
P22 (XTOUT)			Low Frequency Clock output
P30 (TC4/$\overline{\text{PWM4}}$/PDO4)	I/O (Input/Output/ Output)	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as timer/Counter input, SI, used bits are configured inputs. When used as PWM output, PDO output, and SO, used bits are configured outputs.	Timer/Counter input PWM output PDO output
P31 (TC5/$\overline{\text{PWM5}}$/PDO5)			
P32 (TC6/$\overline{\text{PWM6}}$/PDO6)			
P33 ($\overline{\text{SCK}}$)	I/O (I/O)		SIO input/output
P34 (SI)	I/O (Input)		
P35 (SO)	I/O (Output)		
P36 P37	I/O		–
P40	I/O	8-bit I/O port with latch. Each bit of these ports can be individually configured as an input or an output under software control. When used as UART mode, the latch must be set to "1". When used as Open-Drain output, P4ODE and P4CR must be set to "1".	–
P41 (RXD1)	I/O (Input)		UART Data input
P42 (TXD1)	I/O (Output)		UART Data output
P43	I/O		–
P44 (RXD2)	I/O (Input)		UART Data input
P45 (TXD2)	I/O (Output)		UART Data output
P46 (TC3/INT3)	I/O (Input)		Timer/Counter input External Interrupt input
P47 (INT4)			External Interrupt input
P50 P51 P52 P53 P54 P55 P56 P57	I/O	8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control. These ports are High current output ports, can be drive LED direct.	–

Pin Functions (2/2)

Pin Name	Input/Output	Function	
P60 (AIN0)	I/O (Input)	8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control.	AD Convertor analog inputs
P61 (AIN1)			
P62 (AIN2)			
P63 (AIN3)			
P64 (AIN4)			
P65 (AIN5)			
P66 (AIN6)			
P67 (AIN7)			
P70 (AIN8)	I/O (Input)	8-bit I/O port. Each bit of these ports can be individually configured as an input or output under software control.	AD Convertor analog inputs
P71 (AIN9)			
P72 (AIN10)			
P73 (AIN11)			
P74 (AIN12/STOP2)			AD Convertor analog input STOP mode release signal input
P75 (AIN13/STOP3)			
P76 (AIN14/STOP4)			
P77 (AIN15/STOP5)			
TEST	Input	Test pin for out-going test. Be fixed to Low.	
RESET	I/O	Reset signal input or watchdog timer output/address-trap-reset output.	
XIN	Input	Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.	
XOUT	Output		
VSS	Power Supply	GND	
VDD		Vcc	
AVSS		AD circuit power supply	
AVDD		AD circuit power supply	
VAREF		Analog reference voltage inputs	

Operational Description

1.   CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

1.1   Memory Address Map

The TMP86CS41 memory consist of 4 blocks: ROM, RAM, DBR (Data Buffer Register) and SFR (Special Function Register). They are all mapped in 64 Kbyte address space. Figure 1-1 shows the TMP86CS41 memory address map. The general-purpose registers are not assigned to the RAM address space.


```
0000H                                       Note :
         SFR          64 bytes           ROM ; Read Only Memory includes :
003FH                                            Program memory
0040H                                            Vector table
         RAM
                                         RAM ; Random Access Memory includes :
                      2 Kbytes                   Data memory
083FH                                            Stack

                                         SFR ;  Special Function Register includes :
0F80H                                            I/O ports
         DBR          128 bytes                  Peripheral control registers
0FFFH                                            Peripheral status registers
1000H                                            System control registers
                                                 Interrupt control registers
                                                 Program status word
         ROM          60 Kbytes          DBR ;  Data Buffer register includes :
                                                 Peripheral control registers
                                                 Peripheral status registers
FFBFH
FFC0H
                                         32 bytes: Vector table for vector call instructions
FFDFH
FFE0H
                                         32 bytes: Vector table for interrupts/reset
FFFFH
```

Figure 1-1. Memory Address Map

1.2   Program Memory (ROM)

The TMP86CS41 has a 60 K$\times$8 bits (Address 1000H to FFFFH) of program memory (mask programmed ROM). However, placing program memory on the internal RAM is deregulated if a certain procedure is executed (See 2.4.5 Address trap).

Electrical Characteristics

| Absolute Maximum Ratings | (V_{SS} = 0 V)

Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V_{DD}		− 0.3 to 6.5	
Input Voltage	V_{IN}		− 0.3 to V_{DD} + 0.3	V
Output Voltage	V_{OUT}		− 0.3 to V_{DD} + 0.3	
Output Current (Per 1 pin)	I_{OUTH}	P0, P1, P3, P4, P5, P6, P7 Port	− 3.2	
	I_{OUT1}	P0, P1, P2, P3, P4, P6, P7 Port	3.2	
	I_{OUT2}	P5 Port	30	mA
Output Current (Total)	ΣI_{OUT1}	P0, P1, P2, P3, P4, P6, P7 Port	60	
	ΣI_{OUT2}	P5 Port	80	
Power Dissipation [T_{opr} = 85°C]	PD		250	mW
Soldering Temperature (time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		− 55 to 125	°C
Operating Temperature	Topr		− 40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

| Recommended Operating Condition | (V_{SS} = 0 V, Topr = − 40 to 85°C)

Parameter	Symbol	Pins	Condition		Min	Max	Unit
Supply Voltage	V_{DD}		fc = 16 MHz	NORMAL1, 2 mode	4.5	5.5	V
				IDLE0, 1, 2 mode			
			fc = 8 MHz	NORMAL1, 2 mode	2.7		
				IDLE0, 1, 2 mode			
			fs = 32.768 kHz	SLOW1, 2 mode			
				SLEEP0, 1, 2 mode			
				STOP mode	2.0		
Input high Level	V_{IH1}	Except Hysteresis input	$V_{DD} \geqq$ 4.5 V		$V_{DD} \times 0.70$	V_{DD}	
	V_{IH2}	Hysteresis input			$V_{DD} \times 0.75$		
	V_{IH3}		$V_{DD} <$ 4.5 V		$V_{DD} \times 0.9$		
Input low Level	V_{IL1}	Except Hysteresis input	$V_{DD} \geqq$ 4.5 V		0	$V_{DD} \times 0.30$	
	V_{IL2}	Hysteresis input				$V_{DD} \times 0.25$	
	V_{IL3}		$V_{DD} <$ 4.5 V			$V_{DD} \times 0.10$	
Clock Frequency	fc	XIN, XOUT	V_{DD} = 4.5 to 5.5 V		1.0	16.0	MHz
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

| DC Characteristics | (V_{SS} = 0 V, Topr = − 40 to 85°C)

Parameter	Symbol	Pins	Condition	Min	Typ.	Max	Unit
Hysteresis Voltage	V_{HS}			−	0.9	−	V
Input Current	I_{IN1}	TEST	V_{DD} = 5.5 V, V_{IN} = 5.5 V/0 V	−	−	± 2	μA
	I_{IN2}	Open Drain port Tri-state port					
	I_{IN3}	$\overline{RESET}$, $\overline{STOP1}$					
Input Resistance	R_{IN1}	$\overline{RESET}$		100	220	450	kΩ
	Rfx	XIN-XOUT		−	1.2	−	MΩ
	Rfxt	XTIN-XTOUT		−	6	−	
Output Leakage Current	I_{LO1}	Open Drain port	V_{DD} = 5.5 V, V_{OUT} = 5.5 V	−	−	2	μA
	I_{LO2}	Tri-state port	V_{DD} = 5.5 V, V_{OUT} = 5.5 V/0 V	−	−	± 2	
Output High Voltage	V_{OH}	Tri-state port	V_{DD} = 4.5 V, I_{OH} = − 0.7 mA	4.1	−	−	V
Output Low Voltage	V_{OL1}	Except XOUT and P5 Port	V_{DD} = 4.5 V, I_{OL} = 1.6 mA	−	−	0.4	
Output Low Current	I_{OL1}	Except XOUT and P5 Port	V_{DD} = 4.5 V, V_{OL} = 0.4 V	−	1.6	−	mA
	I_{OL2}	P5 (High current port)	V_{DD} = 4.5 V, V_{OL} = 1.0 V	−	20	−	
Supply Current in Normal 1, 2 mode	I_{DD}		V_{DD} = 5.5 V V_{IN} = 5.3 V/0.2 V fc = 16 MHz fs = 32.768 kHz	−	7	8	mA
Supply Current in IDLE 0, 1, 2 mode				−	4	5	
Supply Current in SLOW mode			V_{DD} = 5.5 V V_{IN} = 5.3 V/0.2 V fs = 32.768 kHz	−	10	20	μA
Supply Current in SLEEP 0, 1 mode				−	6	12	
Supply Current in Stop mode			V_{DD} = 5.5 V V_{IN} = 5.3 V/0.2 V	−	0.5	10	

Note 1: *Typical values show those at Topr = 25°C, V_{DD} = 5 V*

Note 2: *Input current (I_{IN1}, I_{IN2}); The current through pull-up or pull-down resistor is not included.*

Note 3: *I_{DD} does not include I_{REF} current.*

AD Conversion Characteristics   (V_{SS} = 0.0 V, Topr = − 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Analog Reference Voltage	V_{AREF}		V_{DD} − 1.0	–	V_{DD}	V
Power Supply Voltage of Analog Control Circuit	A_{VDD}			V_{DD}		
	A_{VSS}			V_{SS}		
Analog Reference of Voltage Range	$\triangle V_{AREF}$	V_{AREF} - A_{VSS}	2.5	–	V_{DD}	
Analog Input Voltage	V_{AIN}		V_{SS}	–	V_{AREF}	
Power Supply Current of Analog Reference Voltage	I_{REF}	$V_{DD} = A_{VDD} = V_{AREF}$ = 5.5 V $V_{SS} = A_{VSS}$ = 0.0 V	–	0.6	1.0	mA
Non linearity Error		V_{DD} = 4.5 to 5.5 V V_{SS} = 0.0 V $A_{VDD} = V_{AREF} = V_{DD}$ A_{VSS} = 0.0 V	–	–	± 2	LSB
Zero Point Error			–	–	± 2	
Full Scale Error			–	–	± 2	
Total Error			–	–	± 4	

Note 1: Total errors includes all errors, except quantization error.
Note 2: Conversion time is different in recommended value by power supply voltage.
About conversion time, please refer to "2.10.2 Register Framing".
Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} - V_{SS}.
When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

AC Characteristics   (V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = − 40 to 85°C)

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Machine Cycle Time	tcy	NORMAL 1, 2 mode	0.25	–	4	μs
		IDLE 0, 1, 2 mode				
		SLOW 1, 2 mode	117.6	–	133.3	
		SLEEP 0, 1, 2 mode				
High Level Clock Pulse Width	t_{WCH}	For external clock operation (XIN input) fc = 16 MHz	–	31.25	–	ns
Low Level Clock Pulse Width	t_{WCL}					
High Level Clock Pulse Width	t_{WSH}	For external clock operation (XTIN input) fc = 32.768 kHz	–	15.26	–	μs
Low Level Clock Pulse Width	t_{WSL}					

Recommended Oscillating Conditions-1

$(V_{SS} = 0\,V,\ V_{DD} = 4.5\text{ to }5.5\,V,\ Topr = -40\text{ to }85°C)$

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator		Recommended Constant	
					C_1	C_2
High-frequency Oscillation	Ceramic Resonator	16 MHz	MURATA	CSA16.00MXZ040	10 pF	10 pF
		8 MHz	MURATA	CSA8.00MTZ	30 pF	30 pF
				CST8.00MTW	30 pF (built-in)	30 pF (built-in)
		4.19 MHz	MURATA	CSA4.19MG	30 pF	30 pF
				CST4.19MGW	30 pF (built-in)	30 pF (built-in)
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	SII	VT-200	6 pF	6 pF

Recommended Oscillating Conditions-2

$(V_{SS} = 0\,V,\ V_{DD} = 2.7\text{ to }5.5\,V,\ Topr = -40\text{ to }85°C)$

Parameter	Oscillator	Oscillation Frequency	Recommended Oscillator		Recommended Constant	
					C_1	C_2
High-frequency Oscillation	Ceramic Resonator	8 MHz	MURATA	CSA8.00MTZ	30 pF	30 pF
				CST8.00MTW	30 pF (built-in)	30 pF (built-in)
		4.19 MHz	MURATA	CSA4.19MG	30 pF	30 pF
				CST4.19MGW	30 pF (built-in)	30 pF (built-in)

XIN   XOUT   XTIN   XTOUT

C_1 C_2 C_1 C_2

(1) High-frequency Oscillation   (2) Low-frequency Oscillation

Note 1 :   An electrical shield by metal shield plate on the surface of IC package is recommended in order to protect the device from the high electric field stress applied from CRT (Cathodic Ray Tube) for continuous reliable operation.

Note 2:   The product numbers and specifications of the resonators by Murata Manufacturing Co., Ltd. are subject to change. For up-to-date information, please refer to the following URL; http://www.murata.co.jp/search/index.html