CMOS 8-Bit Microcontroller


#### TMP87C800N, TMP87CH00N TMP87C800F, TMP87CH00F TMP87C800DF, TMP87CH00DF TMP87CH00LF

The 87C800/H00 are the high speed and high performance 8-bit single chip microcomputers. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer/counters, two serial interfaces, and two clock generators on a chip. The 87C800/H00 are standard type devices in the TLCS-870 Series, and provide high current output capability for LED direct drive.

Part No.	ROM	RAM	Package	OTP MCU	Operation Voltage Range
TMP87C800N			P-SDIP64-750-1.78	TMP87PH00N	
TMP87C800F	8K×8-bit		P-QFP64-1420-1.00A TMP87PH00F		
TMP87C800DF			P-QFP64-1414-0.80A	TMP87PH00DF	2.7 V to 6.0 V / 32 kHz, 4.2 MHz
TMP87CH00N		1 256 × 8-bit	P-SDIP64-750-1.78	TMP87PH00N	4.5 V to 6.0 V / 32 kHz, 8 MHz
TMP87CH00F			P-QFP64-1420-1.00A	TMP87PH00F	
TMP87CH00DF	16K × 8-bit			TMP87PH00DF	
TMP87CH00LF			P-QFP64-1414-0.80A TMP87PH00LF 1.8 \( 4.5 \)	1.8 V to 5.5 V /32 kHz, 4.2 MHz 4.5 V to 5.5 V /32 kHz, 8 MHz	

#### **Features**

- ◆8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: 0.5  $\mu$ s (at 8 MHz), 122  $\mu$ s (at 32.768 kHz)
- 412 basic instructions
  - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
  - 16-bit data operations
  - 1-byte jump/subroutine-call (Short relative jump / Vector call)
- ▶ 15 interrupt sources (External: 6, Internal: 9)
  - All sources have independent latches each, and nested interrupt control is available.
  - 4 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- 8 Input/Output ports (58 pins)
  - High current output: 8 pins (typ. 20 mA)
- ◆Two 16-bit Timer/Counters
  - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- ◆Two 8-bit Timer/Counters
  - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆Time Base Timer (Interrupt frequency:
- ◆Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
  - Interrupt source/reset output (programmable)



- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter standing Precautions.

  TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

  The products described in this document are subject to the foreign exchange and foreign trade laws.

  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication contained herein is subject to change without notice.

3-00-1 1999-08-23

- ◆Two 8-bit Serial Interfaces
  - With 8 bytes transmit/receive data buffer
  - Internal/external serial clock, and 4/8-bit mode
- ◆ Dual clock operation
  - Single/Dual-clock mode (option)
- ◆ Five Power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up, port output hold/high-impedance.
  - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
  - IDLE1 mode: CPU Stops, and Peripherals operate on high-frequency clock. Release by interrupts.
  - IDLE2 mode: CPU Stops, and Peripherals operate on high and low frequency clock. Release by interrupts.
  - SLEEP mode: CPU Stops, and Peripherals operate on low-frequency clock. Release by interrupts.
- ♦ Wide operating voltage: 2.7 to 6 V at 4.19 MHz / 32.768 kHz, 4.5 to 6 V at 8 MHz / 32.768 kHz (87C800/CH00)


1.8 to 6 V at 4.19 MHz / 32.768 kHz, 4.5 to 6 V at 8 MHz / 32.768 kHz

(87CH00L)

◆Emulation Pod: BM87CH00N0B


3-00-2 1999-08-23

## Pin Assignments (Top View)




# Pin Assignments (Top View)

P-QFP64-1414-0.80A



## **Block Diagram**



# **Pin Function**

Pin Name	Input / Output	Fund	ction		
P07 to P00	1/0				
P17, P16	1/0	8-bit programmable input/output ports (tri-state).			
P15 (TC2)	I/O (Input)	Each bit of the port can be individually	Timer/Counter 2 input		
P14 ( <del>PPG</del> )	I/O (Output)	configured as an input or an output under software control.	Programmable pulse generator output		
P13 (DVO)	//O (Output)	During reset, all bits are configured as	Divider output		
P12 (INT2 / TC1)		input. When used as a divider output or a PPG	External interrupt input 2 or Timer/Counter 1 input		
P11 (INT1)	I/O (Input)	output, the latch must be set to "1".	External interrupt input 1		
P10 ( <del>INT0</del> )			External interrupt input 0		
P22 (XTOUT)	I/O (Output)	3-bit input/output port with the latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used		
P21 (XTIN)	I/O (Innut)	When used as an input port, the latch	and XTOUT is opened.		
P20 (INT5/STOP)	I/O (Input)	must be set to "1".	External interrupt input 5 or STOP mode release signal input		
P37 to P30	1/0	8-bit input/output port (high current outpu When used as an input port, the latch must			
P47 (SO2)	I/O (Output)	8-bit input/output port with the latch.	SIO2 serial data output		
P46 (SI2)	I/O (Input)	o-bit input/output port with the laten.	SIO2 serial data input		
P45 (SCK2)	I/O (I/O)	When used as an input port or a SIO	SIO2 serial clock input/output		
P44 to P40	1/0	input/output, the latch must be set to "1".			
P56 (SO1)	I/O (Output)		SIO1 serial data output		
P55 (SI1)	I/O (Input)		SIO1 serial data input		
P54 ( <del>SCK1</del> )	I/O (I/O)	7-bit input/output port with the latch.	SIO1 serial clock input/output		
P53	1/0	When used as an input part a SIO			
P52 ( <del>PWM/PDO</del> )	I/O (Output)	When used as an input port, a SIO input/output, an external interrupt	8-bit PWM output or 8-bit programmable divider output		
P51 (INT4/TC4)	1/0 /1	input, or a PWM/PDO output, the latch must be set to "1".	External interrupt input 4 or Timer/Counter 4 input		
P50 (INT3/TC3)	I/O (Input)	must be set to 1.	External interrupt input 3 or Timer/Counter 3 input		
P67 to P60	1/0	8-bit programmable input/output ports (tri- Each bit of the port can be individually conf	state).		
P77 to P70	- 1/0	software control. During reset, all bits are	<del>-</del>		
XIN, XOUT	Input, Output	Resonator connecting pins for high-frequen For inputting external clock, XIN is used and			
RESET	1/0	Reset signal input or watchdog timer outpreset output.			
TEST	Input	Test pin for out-going test. Be fixed to low	level.		
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)			

## **Operational Description**

#### 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

## 1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64 Kbytes of memory. Figure 1-1 shows the memory address maps of the 87C800/H00. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map




Figure 1-2. ROM Address Maps

3-00-6 1999-08-23

#### **Electrical Characteristics**

**Absolute Maximum Ratings** 

 $(V_{SS} = 0 \ V)$ 

Parameter	Symbol	Conditions	Ratings	Unit
Supply Voltage	$V_{DD}$		– 0.3 to 7	٧
Input Voltage	V <sub>IN</sub>		– 0.3 to V <sub>DD</sub> + 0.3	٧
Output Voltage	V <sub>OUT1</sub>	Except sink open drain pin , but include P2 and RESET	– 0.3 to V <sub>DD</sub> + 0.3	\ \
	V <sub>OUT2</sub>	Sink open drain pin except port P2, RESET	– 0.3 to 10	
Output Current (Per 1 pin)	I <sub>OUT1</sub>	Ports P0, P1, P2, P4, P5, P6, P7	3.2	4
	I <sub>OUT2</sub>	Port P3	30	mA
Output Compant (Tatal)	Σ I <sub>OUT1</sub>	Ports P0, P1, P2, P4, P5, P6, P7	120	4
Output Current (Total)	Σ I <sub>OUT2</sub>	Port P3	120	mA
D		TMP87C800N / CH00N	600	
Power Dissipation [Topr = 70°C]	PD	TMP87C800F / CH00F / C800DF / CH00DF	350	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		– 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## **Recommended Operating Conditions**

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	(	Conditions	Min	Max	Unit
			f- 0.0411-	NORMAL1, 2 mode	4.5		
			fc = 8 MHz	IDLE1, 2 mode	4.5		
			f. 4.2.8411	NORMAL1, 2 mode		6.0	
Supply Voltage	V <sub>DD</sub>		TC = 4.2 IVIHZ	IDLE1, 2 mode	2.7		V
			fs = 32.768 kHz	SLOW mode	2.7		
				SLEEP mode			
				STOP mode	2.0		
	V <sub>IH1</sub>	Except hysteresis input	$V_{DD} \ge 4.5 V$		$V_{DD} \times 0.70$	V <sub>DD</sub>	
Input High Voltage	V <sub>IH2</sub>	Hysteresis input			$V_{DD} \times 0.75$		V
	V <sub>IH3</sub>		\	/ <sub>DD</sub> <4.5 V	$V_{DD} \times 0.90$	6.0	
	$V_{IL1}$	Except hysteresis input		/ > A E \/		$V_{DD} \times 0.30$	
Input Low Voltage	$V_{IL2}$	Hysteresis input	`	/ <sub>DD</sub> ≦ 4.3 V	0	$V_{DD} \times 0.25$	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	V <sub>DD</sub> × 0.10						
	fc	VIN VOUT	V <sub>DD</sub> = 4.5 to 6 V		0.4	8.0	MHz
Clock Frequency		fc XIN, XOUT		V <sub>DD</sub> = 2.7 to 6 V		4.2	IVIHZ
Input Low Voltage	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

## D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis inputs	V <sub>DD</sub> = 5.0 V	-	0.9	-	٧
	I <sub>IN1</sub>	TEST					
Input Current	I <sub>IN2</sub>	Open drain ports and tri-state ports	$V_{DD} = 5.5 V$	_	_	± 2	μA
	I <sub>IN3</sub>	RESET, STOP	V <sub>IN</sub> = 5.5 V / 0 V				
Input Low Current	I <sub>IL</sub>	Push-pull ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	_	_	- 2	mA
Input Resistance	R <sub>IN1</sub>	Port 7 with Pull-up resistor	V <sub>DD</sub> = 5.0 V	30	70	150	KΩ
input Resistance	R <sub>IN2</sub>	RESET	V <sub>DD</sub> = 5.0 V	100	220	450	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
Output Leakage	I <sub>LO1</sub>	Open drain ports and	V <sub>DD</sub> = 5.5 V, VOUT = 5.5 V	-	_	2	
Current	I <sub>LO2</sub>	Tri-state ports	V <sub>DD</sub> = 5.5 V, VOUT = 5.5 V / 0 V	-	±2		μA
	V <sub>OH1</sub>	Push-pull ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -200 \ \mu\text{A}$	2.4	-	_	
Output High Voltage	V <sub>OH2</sub>	Tri- state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	_	V
Output Low Voltage	V <sub>OL</sub>	Except XOUT and port P3	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	-	-	0.4	٧
Output Low Current	I <sub>OL3</sub>	Port P3	V <sub>DD</sub> = 4.5 V, V <sub>OL</sub> = 1.0 V	_	20	_	mA
Supply Current in NORMAL 1, 2 mode			V <sub>DD</sub> = 5.5 V fc = 8 MHz	_	7	10	
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V <sub>IN</sub> = 5.3V / 0.2V	_	3.5	5	mA
Supply Current in NORMAL 1 , 2 mode			V <sub>DD</sub> = 3.0 V fc = 4.19 MHz	_	2.5	3.5	
Supply Current in IDLE 1, 2 mode	I <sub>DD</sub>		fs = 32.768 kHz V <sub>IN</sub> = 2.8V / 0.2V	_	1.5	2.0	mA
Supply Current in SLOW mode			V <sub>DD</sub> = 3.0 V	_	30	60	μΑ
Supply Current in SLEEP mode			fs = 32.768 kHz V <sub>IN</sub> = 2.8V / 0 .2V	_	15	30	μA
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V / 0.2 V	-	0.5	10	μΑ

Note 1: Typical values show those at  $Topr = 25^{\circ}C$ . Note 2: Input Current; The current through pull-up or pull-down resistor is not included.


## A.C. Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$ 


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL 1, 2 mode	٥٠		10	μS
Machine Cycle Time	١.	In IDLE 1, 2 mode	0.5	_	10	
	t <sub>cy</sub>	In SLOW mode	117.6		133.3	
		In SLEEP mode	117.6	_		
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	F0	_	_	
Low Level Clock Pulse Width	t <sub>WCL</sub>	(XIN input) , fc = 8 MHz	50			ns
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation	14.7			
Low Level Clock Pulse Width	t <sub>WSL</sub>	(XTIN input), fs = 32.768 kHz	14.7	ı	ı	μS

# Recommended Oscillating Condition $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

			Recommended Oscillator		Recommende	d Conditions	
Parameter	Oscillator	Frequency			C <sub>1</sub>	C <sub>2</sub>	
	Ceramic Resonator	8 MHz	KYOCERA	KBR8.0M	30pF	30pF	
	Ceramic Resonator	4 MHz	KYOCERA	KBR4.0MS	Зорг	Зорі	
High-frequency			MURATA	CSA4.00MG			
Trigit frequency	Crystal Oscillator	8 MHz	тоуосом	210B 8.0000	20pF	20pF	
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	2001	20 <b>p</b> F	
Low-frequency	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15pF	15pF	



(1) High-frequency



(2) Low-frequency

Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fiedstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

#### **Electrical Characteristics**

Absolute Maximum Ratings (V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	$V_{DD}$		– 0.3 to 6.5	V	
Input Voltage	V <sub>IN</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V	
Output Voltage	V <sub>OUT</sub>		- 0.3 to V <sub>DD</sub> + 0.3	V	
Output Current (Per 1 pin)	I <sub>OUT1</sub>	Ports P0, P1, P2, P4, P5, P6, P7	3.2	mA	
	I <sub>OUT2</sub>	Port P3	30		
Output Compat (Tatal)	Σ I <sub>OUT1</sub>	Ports P0, P1, P2, P4, P5, P6, P7	120	4	
Output Current (Total)	Σ I <sub>OUT2</sub>	Port P3	120	mA	
Power Dissipation [Topr = 70°C]	PD		350	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		– 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

**Recommended Operating Conditions** 

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	C	Conditions	Min	Max	Unit
			fc = 8 MHz	NORMAL1, 2 mode	4.5		
				IDLE1, 2 mode	4.5	5.5	
			f. 4 2 DALL-	NORMAL1, 2 mode		4.5	
Supply Voltage	$V_{DD}$		fc = 4.2 MHz	IDLE1, 2 mode		4.5	V
			fs =	SLOW mode	1.8	5.5	
			32.768 kHz	SLEEP mode			
				STOP mode			
	V <sub>IH1</sub>	Except Hysteresis inputs	$V_{DD} \ge 4.5 \text{ V}$ $V_{DD} < 4.5 \text{ V}$		$V_{DD} \times 0.70$		
Input High Voltage	V <sub>IH2</sub>	Hysteresis inputs			V <sub>DD</sub> × 0.75	$V_{DD}$	V
	V <sub>IH3</sub>				V <sub>DD</sub> × 0.90		
	V <sub>IL1</sub>	Except Hysteresis inputs	,,	- A E V		$V_{DD} \times 0.28$	
Input Low Voltage	V <sub>IL2</sub>	Hysteresis inputs	\	<sub>DD</sub> ≥ 4.5 V	0	V <sub>DD</sub> × 0.25	V
	V <sub>IL3</sub>		V	<sub>DD</sub> <4.5 V		V <sub>DD</sub> × 0.10	
	fc	VIN VOLIT	V <sub>DD</sub> = 4.5 to 5.5 V		0.4	8.0	MHz
Clock Frequency	ıc .	XIN, XOUT	V <sub>DD</sub> = 1.8 to 4.5 V		0.4	4.2	IVITZ
	fs	XTIN, XTOUT			30.0	34.0	kHz

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

#### D.C. Characteristics

 $(V_{SS} = 0 \text{ V, Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis inputs	V <sub>DD</sub> = 5.0 V	_	0.9	_	V
Input Current	I <sub>IN1</sub>	TEST  Open drain ports and tri-state ports	V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.5 V / 0 V	_	_	± 2	μΑ
	I <sub>IN3</sub>	RESET, STOP	- "			9 - ±22 0 150 - 0 450 - 2 ±2	
Input Low Current	I <sub>IL</sub>	Push-pull ports	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	_	_	<b>–</b> 2	mA
	R <sub>IN1</sub>	Port P7 with pull-up	V <sub>DD</sub> = 5.0 V	30	70	150	
Input Resistance	R <sub>IN2</sub>	RESET	V <sub>DD</sub> = 5.0 V	100	220	450	kΩ
Output Leakage	I <sub>LO1</sub>	Open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	_	2	
Current	I <sub>LO2</sub>	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V} / 0 \text{ V}$	_	_	± 2	μΑ
	V <sub>OH1</sub>	Push-pull ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -200 \ \mu\text{A}$	2.4	_	-	
Output High Valtage	V <sub>OH2</sub>	Tri- state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	_	
Output High Voltage	V <sub>OH3</sub>	Push- pull ports	$V_{DD} = 1.8V$ , $I_{OH} = -5 \mu A$	1.6	_	_	V
	V <sub>OH4</sub>	Tri- state ports	$V_{DD} = 1.8V$ , $I_{OH} = -10 \mu A$	1.6	_	_	\ \ \
Output Low Voltage	V <sub>OL1</sub>	Except XOUT and port P3	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	
Output Low Voltage	V <sub>OL2</sub>	Except XOUT	$V_{DD} = 1.8V$ , $I_{OL} = 20 \mu A$	-	_	0.2	
Output Low Current	I <sub>OL3</sub>	Port P3	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	_	
Supply Current in NORMAL 1 , 2 mode			V <sub>DD</sub> = 5.5 V fc = 8 MHz	_	7.0	10	
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V <sub>IN</sub> = 5.3 V / 0.2 V	_	3.5	5	
Supply Current in NORMAL 1 , 2 mode			V <sub>DD</sub> = 3.0 V fc = 4.19 MHz	-	2.5	3.5	mA
Supply Current in IDLE 1, 2 mode			fs = 32.768 kHz V <sub>IN</sub> = 2.8 V / 0.2 V	_	1.5	2.0	
Supply Current in NORMAL 1 , 2 mode			V <sub>DD</sub> = 1.8V fc = 4.19 MHz	_	1.0	2.0	
Supply Current in IDLE 1, 2 mode	I <sub>DD</sub>		fs = 32.768 kHz V <sub>IN</sub> = 1.7 V / 0 .1 V	_	0.5	1.0	
Supply Current in SLOW mode			V <sub>DD</sub> = 3.0 V	_	30	60	
Supply Current in SLEEP mode			fs = 32.768 kHz V <sub>IN</sub> = 2.8 V / 0 .2 V	-	15	30	
Supply Current in SLOW mode			V <sub>DD</sub> = 1.8 V fs = 32.768 kHz	_	15	30	$\mu$ A
Supply Current in SLEEP mode			V <sub>IN</sub> = 1.7 V / 0 .1 V	_	10	20	
Supply Current in STOP mode			V <sub>DD</sub> = 5.5 V V <sub>IN</sub> = 5.3 V / 0 .2V	-	0.5	10	

Note 1: Typical values show those at  $Topr = 25^{\circ}C$ . Note 2: Input Current; The current through pull-up or pull-down resistor is not included.

#### A.C. Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL 1, 2 mode	0.5		10	μs
Mankina Cuala Tima		In IDLE 1, 2 mode	0.5	_		
Machine Cycle Time	t <sub>cy</sub>	In SLOW mode	117.6		133.3	
		In SLEEP mode	117.6	_		
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation		_	_	
Low Level Clock Pulse Width	t <sub>WCL</sub>	(XIN input), fc = 8.4 MHz	50			ns
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation				_
Low Level Clock Pulse Width	t <sub>WSL</sub>	(XTIN input), fs = 32.768 kHz	14.7	_	_	μS


 $(V_{SS} = 0 \text{ V}, V_{DD} = 1.8 \text{ to } 4.5 \text{ V}, \text{Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL 1, 2 mode	0.95		10	
Machine Cycle Time		In IDLE 1, 2 mode	0.95	_		
	t <sub>cy</sub>	In SLOW mode	117.C		133.3	μS
		In SLEEP mode	117.6	_		
High Level Clock Pulse Width	t <sub>WCH</sub>	For external clock operation	110	_	_	
Low Level Clock Pulse Width	t <sub>WCL</sub>	(XIN input) , fc = 4.2 MHz	110			ns
High Level Clock Pulse Width	t <sub>WSH</sub>	For external clock operation				
Low Level Clock Pulse Width	t <sub>WSL</sub>	(XTIN input), fs = 32.768 kHz	14.7	_	_	μS

## **Recommended Oscillating Condition**

 $(V_{SS} = 0 \text{ V}, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Oscillator	Frequency	Recommended		Recommended Conditions	
			Oscillator		C <sub>1</sub>	$C_2$
High-frequency	Ceramic Resonator	4.19 MHz (VDD = 1.8 to 5.5 V)	MURATA	CSA4.19MG	30pF	30pF
			MURATA	CST4.19MGW	-	-
		8 MHz (VDD = 4.5 to 5.5 V)	MURATA	CSA8.00MTZ	15pF	15pF
			MURATA	CST8.00MTW	-	-
	Crystal Oscillator	8 MHz (VDD = 4.5 to 5.5 V)	NDK	AT-51	16pF	16pF
Low-frequency	Crystal Oscillator	32.768 kHz (VDD = 1.8 to 5.5 V)	NDK	MX-38T	12pF	12pF





(2) Low-frequency

Note: An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric fiedstress applied from CRT (Cathode Ray Tube) for continuous reliable operation.

3-00-81 1999-08-23