CMOS 8-Bit Microcontroller


TMP87CM45N

The 87CM45 is the high-speed and high performance 8-bit single chip microcomputer. This MCU contain CPU core, ROM, RAM, input / output ports, six multi-function timer / counters, serial bus interface, PWM outputs, 8-bit A/D converter, remote control signal preprocessor, and two clock generators on a chip.

Part No.	Part No. ROM		Package	ОТР	
TMP87CM45N	32 Kbytes	1 Kbytes	P-SDIP64-600-1.78	TMP87PS39N	

Features

- ◆8-bit single chip microcomputer TLCS-870 Series
- Instruction execution time: 0.5 μ s (at 8 MHz), 122 μ s (at 32.768 kHz)
- Basic instructions
 - Multiplication and Division (8-bits × 8-bits, 16-bits ÷ 8-bits)
 - Bit manipulations
 - (Set / Clear / Complement / Move / Test / Exclusive or)
 - 16-bit data operations
 - 1-byte jump / subroutine-call (Short relative jump / Vector call)
- ▶ 14 interrupt sources (External: 6, Internal: 8)
 - All sources have independent latches each, and nested interrupt control is available.
 - 4 edge-selectable external interrupts with noise reject.
 - High-speed task switching by register bank changeover
- 8 Input / Output ports (55 pins)
 - High current output: 4 pins (typ. 20 mA)
- Two 16-bit Timer / Counters
 - Timer, Event counter, Programmable pulse generator output, Pulse width measurement, External trigger timer, Window modes
- Two 8-bit Timer / Counters
 - Timer, Event counter, Capture (Pulse width / duty measurement) modes
- ▶Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- Divider output function (frequency: 1 kHz to 8 kHz)
- Watchdog Timer
 - Interrupt source / reset output (programmable)
- Serial Bus Interface
 - I2C-bus, 8-bit SIO modes
 - Selectable two I/O channels
- D/A conversion (Pulse Width Modulation) outputs
 - 14-bit resolution (1 channel)
 - 7-bit resolution (9 channels)



- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.
- Procautions.

 2. TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.




Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.

> 3-45-1 1999-08-23

- ◆8-bit successive approximate type A/D converter with sample and hold
 - 8 analog inputs
 - Conversion time: 23 μ s at 8 MHz
- ◆ Remote control signal preprocessor
- ◆ Dual clock operation
 - Single / Dual-clock mode (option)
- ◆ Five Power saving operating modes
 - STOP mode: Oscillation stops. Battery / Capacitor back-up. Port output hold / high-impedance.
 - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
 - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
 - IDLE2 mode: CPU stops, and Peripherals operate using high and low frequency clock. Release by interrupts.
 - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ◆Wide operating voltage: 2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz
- ◆Emulation Pod: BM87CS39N0A

3-45-2 1999-08-23



Pin Function

Pin Name	Input/Output	F	unction				
P07 to P00	I/O	Two 8-bit programmable input / output					
P17, P16	I/O	ports (tri-state).					
P15 (TC2)	I/O (Input)	Each bit of these ports can be	Timer / Counter 2 input				
P14 (PPG)		individually configured as an input or	Programmable pulse generator output				
P13 (DVO)	I/O (Output)	an output under software control. During reset, all bits are configured as	Divider output				
P12 (INT2 / TC1)		inputs.	External interrupt input 2 or Timer / Counter 1 input				
P11 (INT1)	I/O (Input)	When used as a divider output or a PPG output, the latch must be set to "1".	External interrupt input 1				
P10 (INTO)		output, the later must be set to 1.	External interrupt input 0				
P22 (XTOUT)	I/O (Output)	3-bit input/output port with latch.	Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used and				
P21 (XTIN) P20 (INT5/STOP)	· I/O (Input)	When used as an input port, the latch must be set to "1".	XTOUT is opened. External interrupt input 5 or STOP mode release signal input				
P36 (<u>SCK0</u>)	I/O (I/O)		SIO serial clock input / output 0				
P35 (SDA0 / SO0)	I/O (I/O / Output)	7-bit input / output port with latch.	I ² C bus serial data input / output or SIO serial data output 0				
P34 (SCL0 / SI0)	I/O (I/O / Input)	When used as an input port, a serial bus	I ² C bus serial clock input / output or SIO serial data input 0				
P33 (TC4)		interface input / output, a timer / counter input, a remote control signal	Timer / Counter 4 input				
P32 (INT4)	I/O (Input)	preprocessor input, or an external	External interrupt input 4				
P31 (TC3)		interrupt input, the latch must be set to	Timer / Counter 3 input				
P30 (INT3 / RXIN)	I/O (Input / Input)	1 "1".	External interrupt input 3 or remote control signal preprocessor input				
P47 (PWM7) to P41 (PWM1) 	I/O (Output)	8-bit programable input / output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs. When used as a PWM output, the latch must be set to "1".	7-bit D/A conversion (PWM) outputs 14-bit D/A conversion (PWM) output				
P57 (AIN5) to P52 (AIN0)	I/O (Input)	8-bit programable input / output port (tri - state).	A/D converter analog inputs				
P51 (PWM9) P50 (PWM8)	I/O (Output)	Each bit of this ports can be individually configured as an input or an output under software control. When used as an input port, analog input, or a PWM output, the latch must be set to "1".	7-bit D/A conversion (PWM) outputs				

Pin Name	Input/Output		Function					
P67 to P64	1/0	8-bit programable input / output port.						
P63	I/O	(P67 to 64: tri-State, P63 to 60: High current output). Each bit of this ports						
P62	"0	can be individually configured as an	High current					
P61 (AIN7)	1/0 (1	input or an output under software control. During reset, all bits are	outputs	A/D converter analog				
P60 (AIN6)	I/O (Input)	configured as inputs.		inputs				
P74 (SCK1)	I/O (I/O)	5-bit input / output port with latch. When used as an input port, or a serial	nput / output 1					
P73 (SDA1 / SO1)	I/O (I/O / Output)	bus interface input / output, the latch	I ² Cbus serial data input / output or SIO serial data output 1 I ² Cbus serial clock data input / output or SIO serial data input 1					
P72 (SCL1 / SI1)	I/O (I/O / Input)	must be set to "1".						
P71 P70	1/0							
XIN, XOUT	Input, Output	Resonator connecting pins. For inputting opened.	g external clock, XI	N is used and XOUT is				
RESET	I/O	Reset signal input or watchdog timer output / address-trap- reset output / system-clock-reset output.						
TEST	Input	Test pin for out-going test. Be tied to low.						
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)						

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the 87CM45. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Map




Figure 1-2. ROM Address Maps

Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Conditions	Ratings	Unit	
Supply Voltage	V_{DD}		- 0.3 to 6.5	V	
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V	
Output Voltage	V _{OUT1}		- 0.3 to V _{DD} + 0.3	V	
Outside Comment (Dead aris)	I _{OUT1}	Ports P0, P1, P2, P3, P4, P5, P64 to P67, P7	3.2	A	
Output Current (Per 1 pin)	I _{OUT2}	Ports P60 to P63	30	mA	
Output Compat (Tatal)	Σ I _{OUT1}	Ports P0, P1, P2, P3, P4, P5, P64 to P67, P7	120	4	
Output Current (Total)	ΣI_{OUT2}	Ports P60 to P63	120	mA	
Power Dissipation [Topr = 70°C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°C	
Storage Temperature	Tstg		– 55 to 125	°C	
Operating Temperature	Topr		- 30 to 70	°C	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins		Conditions		Max	Unit
			fo ONUL	NORMAL1, 2 mode	4.5		
			fc = 8 MHz	IDLE1, 2 mode	4.5	5.5	
Supply Voltage	V_{DD}		fs =	SLOW mode	2.7		V
			32.768 kHz	SLEEP mode	2.7		
				STOP mode	2.0		
	V _{IH1}	Except hysteresis input	$V_{DD} \ge 4.5 \text{ V}$ $V_{DD} < 4.5 \text{ V}$		$ \begin{array}{ c c c c c } \hline V_{DD} \times 0.70 \\ \hline V_{DD} \times 0.75 \\ \hline \end{array} V_{DD} $		
Input High Voltage	V _{IH2}	Hysteresis input					V
	V _{IH3}				$V_{DD} \times 0.90$	ı	
	V _{IL1}	Except hysteresis input	V >45V			$V_{DD} \times 0.30$	
Input Low Voltage	V_{IL2}	Hysteresis input	V _{DD} ≧ 4.5 V		0	$V_{DD} \times 0.25$	٧
	V _{IL3}		V _{DD} <4.5 V			$V_{DD} \times 0.01$	
Clock Fraguency	fc	XIN, XOUT	V _{DD} = 4.5 to 5.5 V		0.4	8.0	MHz
Clock Frequency	fs	XTIN, XTOUT			30.0	34.0	kHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock frequency fc; The condition of supply voltage range is the value in NORMAL 1/2 mode and IDLE 1/2 mode.

D.C. Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V_{HS}	Hysteresis inputs		-	0.9	-	V
	I _{IN1}	TEST	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	_	± 2	
Innest Comment	I _{IN2}	Open drain ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	1	-	2	,
Input Current	I _{IN3}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$			± 2	μA
	I _{IN4}	RESET, STOP	$V_{DD} = 3.3 \text{ V}, V_{IN} = 3.3 \text{ V} / \text{U V}$	_		<u> </u>	
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ
Output Leakage	I _{LO1}	Sink open drain ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V}$	_	_	2	
Current	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 \text{ V}, V_{OUT} = 5.5 \text{ V} / 0 \text{ V}$	_	_	± 2	μ A
Output High Voltage	V _{OH2}	Tri-state ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -0.7 \text{ mA}$	4.1	_	-	<
Output Low Voltage	V_{OL}	Except XOUT and ports P63 to P60	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	-	-	0.4	٧
Output Low current	I _{OL3}	Ports P63 to P60	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	20	_	<
Supply Current in NORMAL 1, 2 modes			V _{DD} = 5.5 V, V _{IN} = 5.3 V / 0.2 V fc = 8 MHz	_	T.B.D.	T.B.D.	mA
Supply Current in IDLE 1, 2 modes			fs = 32.768 kHz	_	T.B.D.	T.B.D.	mA
Supply Current in SLOW mode	I _{DD}		V _{DD} = 3.0 V	_	T.B.D.	T.B.D.	
Supply Current in SLEEP mode			fs = 32.768 kHz V _{IN} = 2.8 V / 0.2 V	_	T.B.D.	T.B.D.	μΑ
Supply Current in STOP mode			V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	-	0.5	10	μΑ

Note 1: Typical values show those at Topr = 25° C, $V_{DD} = 5$ V. Note 2: Input Current I_{IN1} , I_{IN4} ; The current through pull-up or pull-down resistor is not included. Note 3: Supply Current I_{DD} ; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDEL mode.

A / D Conversion Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analan Bafaranas Valtaria	V_{DD}	supplied from V _{DD} pin	_	V_{DD}	_	
Analog Reference Voltage	V _{SS}	supplied from V _{SS} pin	_	0	0] ,
Analog Reference Voltage Range $_{\Delta}V_{A}$		$=V_{DD}-V_{SS}$	_	V_{DD}	_] V
Analog Input Voltage	V _{AIN}			_	V_{DD}	
Nonlinearity Error			_	_	± 1	
Zero Point Error		4574-557	_	_	± 2	160
Full Scale Error		$V_{DD} = 4.5V \text{ to } 5.5V$	_	_	± 2	LSB
Total Error			_	_	±3	


A.C. Characteristics

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
		In NORMAL1, 2 modes	٥٠		4.0	
Mashina Cuala Tima	١.	In IDLE1, 2 modes	0.5	_	1.0	
Machine Cycle Time	t _{cy}	In SLOW mode	447.6		422.2	μ s
		In SLEEP mode	117.6	_	133.3	
High-Level Clock Pulse Width	t _{WCH}	For external clock operation	F0			
Low-Level Clock Pulse Width	t _{WCL}	(XIN input), fc = 8 MHz	50	_		ns
High-Level Clock Pulse Width	t _{WSH}	For external clock operation	14.7			
Low-Level Clock Pulse Width	t _{WSL}	(XTIN input), fs = 32.768 kHz	14.7	-	1	μS

Recommended Oscillating Conditions

	On all lands	Oscillation	Recommended Oscillator		Recommended Constant		
Parameter	Oscillator	Frequency	Recommer	ided Oscillator	C ₁	C ₂	
			KYOCERA	KBR8.0M			
		8 MHz					
High-frequency	Ceramic Resonator	4 MHz	KYOCERA	KBR4.0MS	30 pF	30 pF	
Oscillation			MURATA	CSA4.00MG			
		8 MHz	тоуосом	210B 8.0000			
	Crystal Oscillator	4 MHz	тоуосом	204B 4.0000	20 pF	20 pF	
Low-frequency Oscillation	Crystal Oscillator	32.768 kHz	NDK	MX-38T	15 pF	15 pF	



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, be CRT (Cathode Ray Tube).