CMOS 16-Bit Microcontrollers

TMP95CS66F

1. **Outline and Features**

TMP95CS66 is a high-speed 16-bit microcontroller designed for the control of various mid- to largescale equipment. This device is TNP95CS64 function cut. Otherwise, all the functions of the products are the same.

TMP95CS66 comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/H CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (640 ns / 2 bytes at 25 MHz)
- (2)Minimum instruction execution time: 160 ns (at 25 MHz)
- (3)Built-in RAM: 2 Kbytes Built-in ROM: 64 Kbyte
- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - External data bus width select pin $(AM8/\overline{16})$
 - Can simultaneously support 8/16-bit width external data bus
 - · · · Dynamic data bus sizing
- 8-bit timers: 8 channels (5)
 - With event counter function: 2 channels
- 16-bit timer/event counter: 2 channels (6)
- (7)General-purpose serial interface: 1 channels
- Watchdog timer (8)
- (9)Chip select/wait controller: 4 blocks

980910EBP1

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
 TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
 The products described in this document are subject to the foreign exchange and foreign trade laws.
 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
 The information contained herein is subject to change without notice.


The information contained herein is subject to change without notice.

95CS66-1 1999-08-18

- (10) Interrupts: 45 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction

 - 21 internal interrupts:
 10 external interrupts:
 Seven selectable priority levels
- (11) Input/output ports: 81 pins
- Standby mode (12)
 - Four HALT modes: RUN, IDLE2, IDLE1, STOP
- (13)Operating voltage
 - $V_{CC} = 4.5 5.5 \text{ V}$
- (14) Package: P-LQFP100-1414-0.50D
- (15) Differences between TMP95CS64F and TMP95CS66

	TMP95CS64F	TMP95CS66F
10-bit A/D converter	8 channels	
8-bit D/A converter	8 channels	
Operating voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V } (@ \text{ f} = 8 \text{ to } 25 \text{ MHz})$ $V_{CC} = 2.7 \text{ V to } 3.3 \text{ V } (@ \text{ f} = 4 \text{ to } 10 \text{ MHz})$	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ (@ f = 8 to 25 MHz)



Note: After a reset function in parentheses () are selected for the shared pins.

ı	Product	AM8/16	Pin function after reset
I	TMP95CS66	Fixed to high level	Multi-use pins can select function in parentheses ().

Figure 1 TMP95CS66 Block Diagram

2. Pin Assignment and Pin Functions

This section shows the TMP95CS66F pin assignment, and the names and an outline of the functions of the input/output pins.

2.1 Pin Assignment Diagram

Figure 2.1 is a pin assignment diagram for TMP95CS66F.




Figure 2.1 Pin Assignment Diagram (100-Pin LQFP)

2.2 Pin Names and Functions

Table 2.2 shows the names and functions of the input/output pins.

Table 2.2 Pin Names and Functions (1/3)

Pin Name	Number of Pins	Input/Output	Function
P00 to P07	8	Input/output	Port 0: I/O port. Input or output specifiable in units of bits
/ D0 to D7		Input/output	Data: Data bus 0 to 7
P10 to P17	8	Input/output	Port 1: I/O port. Input or output specifiable in units of bits
/ D8 to D15		Input/output	Data: Data bus 8 to 15
P20 to P27	8	Input/output	Port 2: I/O port. Input or output specifiable in units of bits
/ A16 to A23		Output	Address: Address bus 16 to 23
P30 to P37	8	Input/output	Port 3: I/O port. Input or output specifiable in units of bits
/ A8 to A15		Output	Address: Address bus 8 to 15
P40 to P47	8	Input/output	Port 4: I/O port. Input or output specifiable in units of bits
/ A0 to A7		Output	Address: Address bus 0 to 7
P50	1	Output	Port 50: Output-only port
/ RD		Output	Read: Outputs strobe signal to read external memory (setting P5
			<P50> = 0 and P5FC $<$ P50F> = 1 outputs strobe signal at all read
			timings)
P51	1	Output	Port 51: Output-only port.
/ WR		Output	Write: Outputs strobe signal to write data on pins D0 to D7
P52	1	Input/output	Port 52: I/O port (with built-in pull-up resistor)
/ HWR		Output	Upper write: Outputs strobe signal to write data on pins D8 to D15
P53	1	Input/output	Port 53: I/O port (with built-in pull-up resistor)
/ BUSRQ		Input	Bus request: Input pin to request external bus release
P54	1	Input/output	Port 54: I/O port (with built-in pull-up resistor)
/BUSAK		Output	Bus acknowledge: Output pin to acknowledge that CPU received
			BUSRQ and released external bus.
P55	1	Input/output	Port 55: I/O port (with built-in pull up resistor)
/WAIT		Input	Wait: Bus wait request pin for CPU (Effective when 1 + N WAIT mode,
			or 0 + NWAIT mode. Set using chip select/wait control register.)
P56	1	Input/output	Port 56: I/O port (with built-in pull-up resistor)
/INTO		Input	Interrupt request pin 0: Interrupt request pin with programmable
			level/rising edge.
P57	1	Input/output	Port 57: I/O port (with built-in pull-up resistor)

Table 2.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	Input/Output	Function
P60	1	Output	Port 60: Output-only port
/ CS0		Output	Chip select 0: Outputs 0 if address is within specified address range
P61	1	Output	Port 61: Output-only port
/ CS1		Output	Chip select 1: Outputs 0 if address is within specified address range
P62	1	Output	Port 62: Output-only port
/ CS2		Output	Chip select 2: Outputs 0 if address is within specified address range
P63	1	Output	Port 63: Output-only port
/ CS3		Output	Chip select 3: Outputs 0 if address is within specified address range
P70	1	Input/output	Port 70: I/O port
/TI0		Input	Timer input 0: Input pin for timer 0
/INT1		Input	Interrupt request pin 1: Rising-edge interrupt request pin
P71	1	Input/output	Port 71: I/O port.
/TO1		Output	Timer output 1: Output pin for timer 0 or 1
P72	1	Input/output	Port 72: I/O port
/TO3		Output	Timer output 3: Output pin for timer 2 or 3
/INT2		Input	Interrupt request pin 2: Rising-edge interrupt request pin
P73	1	Input/output	Port 73: I/O port
/TI4		Input	Timer input 4: Input pin for timer 4
/INT3		Input	Interrupt request pin 3: Rising-edge interrupt request pin
P74	1	Input/output	Port 74: I/O port
/TO5		Output	Timer output 5: Output pin for timer 4 or 5
P75	1	Input/output	Port 75: I/O port
/TO7		Output	Timer output 7: Output pin for timer 6 or 7
/INT4		Input	Interrupt request pin 4: Rising-edge interrupt request pin
P80	1	Input/output	Port 80: I/O port (with built-in pull-up resistor)
P81	1	Input/output	Port 81: I/O port (with built-in pull-up resistor)
P82	1	Input/output	Port 82: I/O port (with built-in pull-up resistor)
P83	1	Input/output	Port 83: I/O port (with built-in pull-up resistor)
/TxD1		Output	Serial transmission data 1
P84	1	Input/output	Port 84: I/O port (with built-in pull-up resistor)
/RxD1		Input	Serial receive data 1
P85	1	Input/output	Port 85: I/O port (with built-in pull-up resistor)
/SCLK1		Input/output	Serial clock input/output 1
/ CTS1		Input	Serial data ready to send 1 (Clear-to-send)
P86	1	Input/output	Port 86: I/O port (with built-in pull-up resistor)
P87	1	Input/output	Port 87: I/O port (with built-in pull-up resistor)

Table 2.2 Pin Names and Functions (3/3)

Pin Name	Number of Pins	Input/Output	Function
P90	1	Input/output	Port 90: I/O port
/TI8		Input	Timer input 8: Input pin for timer 8
/INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable
			rising/falling edge
P91	1	Input/output	Port 91: I/O port
/TI9		Input	Timer input 9: Input pin for timer 8
/INT6		Input	Interrupt request pin 6: Rising edge interrupt request pin
P92	1	Input/output	Port 92: I/O port
/TO8		Output	Timer output 8: Output pin for timer 8
P93	1	Input/output	Port 93: I/O port
/TO9		Output	Timer output 9: Output pin for timer 8
P94	1	Input/output	Port 94: I/O port
/TIA		Input	Timer input A: Input pin for timer 9
/INT7		Input	Interrupt request pin 7: Interrupt request pin with programmable
			rising/falling edge
P95	1	Input/output	Port 95: I/O port
/TIB		Input	Timer input B: Input pin for timer 9
/INT8		Input	Interrupt request pin 8: Rising edge interrupt request pin
P96	1	Input/output	Port 96: I/O port
/TOA		Output	Timer output A: Output pin for timer 9
/TOB		Output	Timer output B: Output pin for timer 9
PA0 to PA2	3	Input	Port A0 to A2: Input-only port
PA3	1	Input	Port A3: Input-only port
PA4 to PA7	4	Input	Port A4 to A7: Input-only port
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with
			programmable falling edge or both falling and rising edge
CLK	1	Output	Clock output: Outputs external clock divided by 4.
			Pulled up during reset.
EA	1	Input	External access: Connect to VCC.
AM8/ 16	1	Input	Address mode: External data bus width select pin
			Connect this pin to VCC. Data bus width at external access can be
			set by chip select/wait control register.
X1/X2	2	Input/output	Oscillator connecting pin
VCC	5		Collector supply pin: Connect all VCC pins to power supply
VSS	5		GND pin: Connect all VSS pins to GND (0 V)

Note: Disconnect the pull-up resistors from pins other than $\overline{\text{RESET}}$ pin by software.

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V cc	-0.5 to +6.5	V
Input Voltage	V _{IN}	– 0.5 to Vcc + 0.5	V
Output current (total)	Σl _{OL}	+120	mA
Output current (total)	ΣΙΟΗ	– 120	mA
Power Dissipation (Ta = +70°C)	P _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	+260	°C
Storage Temperature	T _{STG}	- 65 to + 150	°C
Operating Temperature	T OPR	- 20 to + 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

3.2 DC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)

(Typical values are for $Ta = +25^{\circ}C$, VCC = +5 V.)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V _{IL} V _{IL1}		-0.3 -0.3	0.8 0.3 Vcc	< <
RESET, NMI, INTO to 4 EA, AM8/16 X1	V _{IL2} V _{IL3} V _{IL4}		-0.3 -0.3 -0.3	0.25 Vcc 0.3 0.2 Vcc	> > > > > > > > > > > > > > > > > > >
Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V _{IH} V _{IH1}		2.2 0.7 Vcc	Vcc + 0.3 Vcc + 0.3	>
RESET, NMI, INTO to 4 EA, AM8/16 X1	V 1H2 V 1H3 V 1H4		0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	> > >
Output Low Voltage	V OL	I _{OL} = 1.6 mA		0.45	V
Output High Voltage	V OH V OH1 V OH2	I _{OH} = - 400 μA I _{OH} = - 100 μA I _{OH} = - 20 μA	2.4 0.75 Vcc 0.9 Vcc		> > >
Darlington Drive Current (8 Output Pins max.)	IDAR	V_{EXT} = 1.5 V_{EXT} = 1.1 $k\Omega$	– 1.0	- 3.5	mΑ
Input Leakage Current Output Leakage Current		0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μ Α μ Α
Operating Current (RUN) IDLE2 IDLE1 STOP (Ta = -20 to +70°C) STOP (Ta = 0 to +50°C)	l cc	fc = 25 MHz 0.2 ≤ Vin ≤ Vcc - 0.2 0.2 ≤ Vin ≤ Vcc - 0.2	40 (Typ) 30 (Typ) 3.5 (Typ) 0.5 (Typ)	50 40 10 50 10	mA mA mA μA μA
Power Down Voltage (@STOP, RAM Back up)	V _{STOP}	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc	2.0	6.0	٧
Pull Up Registance	R _{RP}		45	160	k Ω
Pin Capacitance	C 10	fc = 1 MHz		10	рF
Schmitt Width RESET, NMI, INTO to 4	V _{TH}		0.4	1.0 (Typ)	V

Note: IDAR guarantees up to eight pins from any output port.

3.3 AC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C

(fc = 8 MHz to 25 MHz)

No.	Parameter	Symbol	Forr	nula	20 N	ЛHz	25 N	/lHz	Unit
110.			Min	Max	Min	Max	Min	Max	Omit
1	Oscillation cycle (= x)	tosc	40	125	50		40		ns
2	Clock pulse width	t_{CLK}	2.0x - 40		60		40		ns
3	A0 to 23 valid \rightarrow Clock hold	t _{AK}	0.5x – 20		5		0		ns
4	Clock valid \rightarrow A0 to 23 hold	t _{KA}	1.5x – 60		15		0		ns
5	A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t _{AC}	1.0x – 20		30		20		ns
6	$\overline{RD}/\overline{WR}$ rise \rightarrow A0 to 23 hold	t_{CA}	0.5x – 20		5		0		ns
7	A0 to 23 valid \rightarrow D0 to 15 input	t_{AD}		3.5x – 40		135		100	ns
8	\overline{RD} fall \rightarrow D0 to 15 input	t_{RD}		2.5x – 45		80		55	ns
9	RD low pulse width	t _{RR}	2.5x – 40		85		60		ns
10	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold	t _{HR}	0		0		0		ns
11	WR low pulse width	t _{WW}	2.5x - 40		85		60		ns
12	D0 to 15 valid $\rightarrow \overline{WR}$ rise	t_{DW}	2.0x - 40		60		40		ns
13	WR rise →D0 to 15 hold	t_{WD}	0.5x - 10		15		10		ns
14	A0 to 23 valid $\rightarrow \overline{WAIT}$ input $\binom{1 \text{ WAIT}}{+ \text{ m mode}}$	t_{AW}		3.5x – 90		85		50	ns
	A0 to 23 valid $\rightarrow \overline{\text{WAIT}} \text{ input } \binom{0+n \text{WAIT}}{\text{mode}}$	t _{AW}		1.5x – 40		35		20	ns
15	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold} \qquad \left(\begin{smallmatrix} 1 \text{ WAIT} \\ + \text{ n mode} \end{smallmatrix}\right)$	t _{CW}	2.5x + 0		125		100		ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold} \qquad \begin{pmatrix} 0 + n \text{ WAIT} \\ \text{mode} \end{pmatrix}$	t _{CW}	0.5x + 0		25		20		ns
16	WR rise→ PORT valid	t _{CP}		200		200		200	ns
17	CS Low pulse width (PSRAM mode)	t _{CE}	3.0x - 40		110		80		ns
18	CS fall→D0 to 15 input (PSRAM mode)	t _{CEA}		3.0x – 60		90		60	ns
19	Address setup time (PSRAM mode)	t _{PASC}	0.5x – 15		10		5		ns
20	CS precharge time (PSRAM mode)	t _{PP}	1.0x – 10		40		30		ns


AC measuring conditions

• Output level: High 2.2 V/Low 0.8 V, CL = 50 pF


• Input level: High 2.4 V / Low 0.45 V (D0 to D15)

High 0.8 Vcc / Low 0.2 Vcc (except for D0 to D15)

(2) Read Cycle







3.4 Serial Channel Timing

(1) I/O interface mode

① SCLK input mode

 $Vcc = +5 V \pm 10\%$, $Ta = -20 to +70^{\circ}C$ (fc = 8 to 25 MHz)


Parameter	Cumbal	Form	10 MHz		25 MHz		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16x		1.6		0.64		μ S
Output Data → SCLK rise/fall*	t _{OSS}	$t_{SCY}/2 - 5x - 50$		250		70		ns
SCLK rise/fall*→Output Data hold	t _{OHS}	5x – 100		400		100		ns
SCLK rise/fall*→input data hold	t _{H\$R}	0		0		0		ns
SCLK rise/fall*→valid data input	t _{SRD}		t _{SCY} – 5x – 100		1000		340	ns

^{*)} SCLK rise/fall: In SCLK rising edge mode, SCLK rising edge timing; in SCLK falling edge mode, SCLK falling edge timing

② SCLK output mode

$$Vcc = +5 V \pm 10\%$$
, $Ta = -20 to +70^{\circ}C$ (fc = 8 to 25 MHz)

Parameter	Cumbal	Form	10 MHz		25 MHz		Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Offic
SCLK cycle (programmable)	t _{SCY}	16x	8192x	1.6	819.2	0.64	327.6	μS
Output Data → SCLK rising edge	t _{OSS}	t _{SCY} – 2x – 150		1250		410		ns
SCLK rising edge → Output Data hold	t _{OHS}	2x - 80		120		0		ns
SCLK rising edge → Input Data hold	t _{HSR}	0		0		0		ns
SCLK rising edge \rightarrow valid data input	t _{SRD}		t _{SCY} – 2x – 150		1250		410	ns



(2) UART Mode (SCLK1 External Input)

 $Vcc = +5 V \pm 10\%$, $Ta = -20 to +70^{\circ}C$ (fc = 8 to 25 MHz)

11 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11, 1 11									
Parameter	Cuma had	Form	10 Г	VIHz	25 MHz		Unit		
	Symbol	Min	Max	Min	Max	Min	Max	Unit	
SCLK cycle	t _{SCY}	4x + 20		420		180		ns	
Low-level SCLK pulse width	t _{SCYL}	2x + 5		205		85		ns	
High-level SCLK pulse width	t _{SCYH}	2x + 5		205		85		ns	

3.5 Event Counter (External Input Clocks: TIO, TI4, TI8, TI9, TIA, TIB)

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)

Parameter	Calculator		lator	10 N	ЛHz	25 N	Unit	
	Symbol	Min	Max	Min	Max	Min	Max	Unit
External input clock cycle	t _{VCK}	8x + 100		900		420		ns
External low-level input clock pulse width	t _{VCKL}	4x + 40		440		200		ns
External high-level input clock pulse width	t _{VCKH}	4x + 40		440		200		ns


3.6 Interrupt Operation

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)

Parameter	Symbol	Calculator		10 MHz		25 MHz		Unit
		Min	Max	Min	Max	Min	Max	Unit
NMI, INT0 to 4 low-level pulse width	t _{INTAL}	4x		400		160		ns
NMI, INT0 to 4 high-level pulse width	t _{INTAH}	4x		400		160		ns
INT5 to INT8 low-level pulse width	t _{INTBL}	8x + 100		900		420		ns
INT5 to INT8 high-level pulse width	t _{INTBH}	8x + 100		900		420		ns

3.7 Bus Request/Bus Acknowledge Timing

Parameter	Symbol	Calculator		10 MHz		25 MHz		Unit
Parameter		Min	Max	Min	Max	Min	Max	Unit
BUSRQ setup time for CLK	t _{BRC}	120		120		120		ns
CLK→BUSAK fall	t _{CBAL}		2.0x + 120		320		200	ns
CLK→BUSAK rise	t _{CBAH}		0.5x + 40		90		60	ns
Time from output buffer off until BUSAK falling edge	t _{ABA}	0	80	0	80	0	80	ns
Time from BUSAK rising edge until output buffer on	t _{BAA}	0	80	0	80	0	80	ns



Note 1: When BUSRQ goes to low level to request bus release, if the current bus cycle is yet complete due to a wait, the bus is not released until the wait completes.

Note 2: The dotted line indicates only that the output buffer is off, not that the signal is at middle level. Immediately after bus release, the signal level prior to the bus release is held dynamically by the external load capacitance. Therefore, designs should allow for the fact that when using an external resistor or similar to fix the signal level while the bus is released, after bus release a delay occurs before the signal goes to its fixed level (due to the CR time constant). The internal programmable pull-up resistor continues to function in accordance with the internal signal level.