

# MOS INTEGRATED CIRCUIT $\mu$ PD16732D

# 384-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALES)

### **DESCRIPTION**

The  $\mu$ PD16732D is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scales. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values  $\gamma$ -corrected by an internal D/A converter and 5-by-2 external power modules. Because the output dynamic range is as large as Vss<sub>2</sub> + 0.1 V to V<sub>DD2</sub> - 0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a maximum clock frequency of 65 MHz when driving at 3.0 V, 45 MHz when driving at 2.3 V, this driver is applicable to XGA-standard TFT-LCD panels and SXGA TFT-LCD panels.

### **FEATURES**

- CMOS level input (2.3 to 3.6 V)
- 384 outputs
- Input of 6 bits (gray-scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter
- Logic power supply voltage (VDD1): 2.3 to 3.6 V
- Driver power supply voltage (VDD2): 8.0 to 9.0 V
- High-speed data transfer: fclk = 65 MHz (internal data transfer speed when operating at VDD1 = 3.0 V)
- Output dynamic range: Vss2 + 0.1 V to VDD2 0.1 V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Display data inversion function (capable of controlling by each input port) (POL21,POL22)
- Current consumption control function (LPC, Bcont)
- $\bullet$  Succession of  $\mu$ PD16732A driver

### ORDERING INFORMATION


Part Number	Package
μPD16732DN-xxx	TCP (TAB package)

**Remark** The TCP's external shape is customized. To order the required shape, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

### 1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

### 2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



### 3. PIN CONFIGURATION (Top of copper foil surface, face-up)

 $\mu$ PD16732DN-xxx: TCP (TAB package)



**Remark** This figure does not specify the TCP package.

### 4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S <sub>1</sub> to S <sub>384</sub>	Driver	Output	The D/A converted 64-gray-scale analog voltage is output.
D <sub>00</sub> to D <sub>05</sub>	Display data	Input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by
D <sub>10</sub> to D <sub>15</sub>			6 dots (2 pixels).
D <sub>20</sub> to D <sub>25</sub>			Dxo: LSB, Dxs: MSB
D <sub>30</sub> to D <sub>35</sub>			
D <sub>40</sub> to D <sub>45</sub>			
D <sub>50</sub> to D <sub>55</sub>			
R,/L	Shift direction control	Input	The shift direction control pin of the shift register. The shift directions of the shift registers are as follows. R,/L = H (right shift): STHR (input), $S_1 \rightarrow S_{384}$ , STHL (output)
			R,/L = L (left shift) : STHL (input), $S_{384} \rightarrow S_1$ , STHR (output)
STHR	Right shift start pulse	I/O	These refer to the start pulse I/O pins when the IC is connected in cascade.  Loading of display data starts when a high level is read at the rising edge of CLK.  A high level should be input as the pulse of one cycle of the clock signal.
STHL	Left shift start pulse	I/O	If the start pulse input is more than 2CLKs, the first 1CLK of the high-level input is valid.  R,/L = H (right shift): STHR input, STHL output  R,/L = L (left shift): STHL input, STHR output
CLK	Shift clock	Innut	This pin refers to the shift clock input of the shift register. The display data is
CLK	SHIII CIOCK	Input	loaded into the data register at the rising edge. At the rising edge of the 64th after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. When the 66 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge.
STB	Latch	Input	The contents of the data register are transferred to the latch circuit at the rising edge. In addition, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	Input	POL = L: The $S_{2n-1}$ output uses $V_0$ to $V_4$ as the reference supply. The $S_{2n}$ output uses $V_5$ to $V_9$ as the reference supply. POL = H: The $S_{2n-1}$ output uses $V_5$ to $V_9$ as the reference supply. The $S_{2n}$ output uses $V_0$ to $V_4$ as the reference supply. $S_{2n-1}$ indicates the odd output: and $S_{2n}$ indicates the even output. Input of the POL signal is allowed the setup time (tpol-stb) with respect to STB's rising edge.
POL21,	Data inversion	Input	
POL21, POL22	Data IIIVEISIUII	Input	Select of inversion or no inversion for input data.  POL21: D <sub>00</sub> -D <sub>05</sub> , D <sub>10</sub> -D <sub>15</sub> , D <sub>20</sub> -D <sub>25</sub> Data inversion or no inversion of Port1  POL22: D <sub>30</sub> -D <sub>35</sub> , D <sub>40</sub> -D <sub>45</sub> , D <sub>50</sub> -D <sub>55</sub> Data inversion or no inversion of Port2  POL21,POL22 = H: Data are inverted in the IC.  POL21,POL22 = L: Data are not inverted in the IC.
LPC	Low power control	Input	The current consumption is lowered by controlling the constant current source of the output amplifier. In low power mode (LPC = L), the $V_{DD2}$ of static current consumption can be reduced to two thirds of the normal current consumption. This pin is pulled up to the $V_{DD1}$ power supply inside the IC. LPC = H or open: Normal power mode LPC = L: Low power mode
Bcont	Bias control	Input	This pin can be used to finely control the bias current inside the output amplifier. In cases when fine-control is necessary, connect this pin to the stabilized ground potential (Vssz) via an external resistor of 10 to 100 k $\Omega$ (per IC). When this fine-control function is not required, leave this pin open. Refer to <b>9. CURRENT CONSUMPTION REDUCTION FUNCTION</b>

\*

(2/2)

Pin Symbol	Pin Name	I/O	Description
Vo to V9	$\gamma$ -corrected power supplies	-	Input the $\gamma$ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $V_{DD2} - 0.1 \ V \ge V_0 > V_1 > V_2 > V_3 > V_4 \ge 0.5 \ V_{DD2}$ $0.5 \ V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 \ V$
V <sub>DD1</sub>	Logic power supply	_	2.3 to 3.6 V
V <sub>DD2</sub>	Driver power supply	-	8.0 to 9.0 V
Vss1	Logic ground	_	Grounding
Vss2	Driver ground	_	Grounding

- Cautions 1. The power start sequence must be V<sub>DD1</sub>, logic input, and V<sub>DD2</sub> & V<sub>0</sub> to V<sub>9</sub> in that order.

  Reverse this sequence to shut down (Simultaneous power application to V<sub>DD2</sub> and V<sub>0</sub> to V<sub>9</sub> is possible.).
  - 2. To stabilize the supply voltage, please be sure to insert a 0.1  $\mu$ F bypass capacitor between V<sub>DD1</sub>-V<sub>SS1</sub> and V<sub>DD2</sub>-V<sub>SS2</sub>. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01  $\mu$ F is also recommended between the  $\gamma$ -corrected power supply terminals (V<sub>0</sub>, V<sub>1</sub>, V<sub>2</sub>,....., V<sub>9</sub>) and V<sub>SS2</sub>.

Data Sheet S15022EJ1V0DS 5



### 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The  $\mu$ PD16732D incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode voltage. The D/A converter consists of ladder resistors and switches. The ladder resistors ( $r_0$  to  $r_{62}$ ) are designed so that the ratio of LCD panel  $\gamma$ -compensated voltages to V<sub>0</sub>' to V<sub>63</sub>' and V<sub>0</sub>" to V<sub>63</sub>" is almost equivalent as shown in Figure 5-2. For the 2 sets of five  $\gamma$ -compensated power supplies, V<sub>0</sub> to V<sub>4</sub> and V<sub>5</sub> to V<sub>9</sub>, respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine-gray scale voltage precision is not necessary, there is no need to connect voltage follower circuit to the  $\gamma$ -corrected power supplies V<sub>1</sub> to V<sub>3</sub> and V<sub>6</sub> to V<sub>8</sub>.

Figure 5–1 shows the relationship between the driving voltages such as liquid-crystal driving voltages  $V_{DD2}$  and  $V_{SS2}$ , and  $\gamma$ -corrected voltages  $V_0$  to  $V_0$  and the input data. Be sure to maintain the voltage relationships as follows.

$$\begin{array}{lll} \bigstar & V_{DD2} - 0.1 \ V \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5 \ V_{DD2} \\ \\ 0.5 \ V_{DD2} \geq V_5 > V_6 > V_7 > V_8 > V_9 \geq V_{SS2} + 0.1 \ V_{SS2} \\ \end{array}$$

Figures 5–2 indicates  $\gamma$ -corrected voltages and ladder resistors ratio. Figures 5–3 indicates the relationship between the input data and output voltage and the resistance values of the resistor string.





Figure 5–1. Relationship between Input Data and  $\gamma$ -corrected Power Supplies

Figure 5–2.  $\gamma$ -corrected Voltages and Ladder Resistor's Ratio



Caution There is no connection between V4 and V5 terminal in the chip.

**Remark** The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1.

The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1.

Figure 5–3. Relationship between Input Data and Output Voltage (POL21,POL22 = L)

(Output Voltage 1)  $V_{\text{DD2}} - 0.1~V \geq V_0 > V_1 > V_2 > V_3 > V_4 \geq 0.5~V_{\text{DD2}}$ 

(Output Voltage 2) 0.5  $V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 V$ 

	Jita	ge 2) 0.5 v		· / VO	- 41.			U. 1 V
Input Data	.,	Output Vo	oltage1		.,	Output Vo	ltage2	
00H	V <sub>0'</sub>	V <sub>0</sub>	7050 /	9050	V <sub>0"</sub>	V <sub>9</sub>	900 /	0050
01H	V <sub>1'</sub>	$V_1+(V_0-V_1)\times$	7250 /	8050	V <sub>1"</sub>	$V_9 + (V_8 - V_9) \times$	800 /	8050
02H 03H	V <sub>2'</sub>	$V_1+(V_0-V_1)\times V_1+(V_0-V_1)\times V_1$	6500 / 5800 /	8050 8050	V <sub>2"</sub>	$V_9+(V_8-V_9)\times V_9+(V_8-V_9)\times$	1550 / 2250 /	8050 8050
04H	V <sub>4'</sub>	$V_1 + (V_0 - V_1) \times V_1 + (V_0 - V_1) \times V_2 + (V_0 - V_1) \times V_1 + (V_0 - V_1) \times V_2 $	5150 /	8050	V <sub>4"</sub>	$V_9 + (V_8 - V_9) \times$	2900 /	8050
05H	V <sub>5'</sub>	$V_1 + (V_0 - V_1) \times$	4550 /	8050	V <sub>5"</sub>	$V_9 + (V_8 - V_9) \times$	3500 /	8050
06H	V <sub>6'</sub>	$V_1 + (V_0 - V_1) \times$	4000 /	8050	V <sub>6"</sub>	$V_9 + (V_8 - V_9) \times$	4050 /	8050
07H	V <sub>7'</sub>	$V_1 + (V_0 - V_1) \times$	3450 /	8050	V <sub>7"</sub>	$V_9 + (V_8 - V_9) \times$	4600 /	8050
08H	V <sub>8'</sub>	$V_1 + (V_0 - V_1) \times$	2950 /	8050	V <sub>8"</sub>	V <sub>9</sub> +(V <sub>8</sub> -V <sub>9</sub> )×	5100 /	8050
09H	V <sub>9'</sub>	$V_1+(V_0-V_1)x$	2450 /	8050	V <sub>9"</sub>	$V_9+(V_8-V_9)x$	5600 /	8050
0AH	V <sub>10'</sub>	$V_1+(V_0-V_1)x$	2050 /	8050	V <sub>10"</sub>	$V_9+(V_8-V_9)x$	6000 /	8050
0BH	V <sub>11'</sub>	$V_1+(V_0-V_1)x$	1650 /	8050	V <sub>11"</sub>	$V_9+(V_8-V_9)x$	6400 /	8050
0CH	V <sub>12'</sub>	$V_1 + (V_0 - V_1) \times$	1300 /	8050	V <sub>12"</sub>	$V_9 + (V_8 - V_9) \times$	6750 /	8050
0DH	V <sub>13'</sub>	$V_1 + (V_0 - V_1) \times$	950 /	8050	V <sub>13"</sub>	$V_9 + (V_8 - V_9) \times$	7100 /	8050
0EH	V <sub>14'</sub>	$V_1+(V_0-V_1)\times$	600 /	8050	V <sub>14"</sub>	$V_9 + (V_8 - V_9) \times$	7450 /	8050
0FH	V <sub>15'</sub>	$V_1 + (V_0 - V_1) \times$	300 /	8050	V <sub>15"</sub>	$V_9 + (V_8 - V_9) \times$	7750 /	8050
10H	V <sub>16'</sub>	V <sub>1</sub>	2450 /	2750	V <sub>16"</sub>	V <sub>8</sub>	200 /	2750
11H 12H	V <sub>17'</sub>	$V_2+(V_1-V_2)x$ $V_2+(V_1-V_2)x$	2450 / 2200 /	2750 2750	V <sub>17"</sub>	$V_8+(V_7-V_8)x$ $V_8+(V_7-V_8)x$	300 / 550 /	2750 2750
13H	V <sub>18'</sub>	$V_2 + (V_1 - V_2) \times V_2 $	1950 /	2750	V <sub>18"</sub>	$V_8 + (V_7 - V_8) \times V_8 $	800 /	2750
14H	V <sub>19'</sub>	$V_2 + (V_1 - V_2) \times V_2 $	1700 /	2750	V <sub>19"</sub>	$V_8 + (V_7 - V_8) \times V_8 + (V_7 - V_8) \times V_8 + (V_8 - V_8) \times V_8 $	1050 /	2750
15H	V <sub>21</sub>	$V_2 + (V_1 - V_2) \times$	1500 /	2750	V <sub>21"</sub>	$V_8 + (V_7 - V_8) \times$	1250 /	2750
16H	V <sub>22'</sub>	$V_2 + (V_1 - V_2) \times$	1300 /	2750	V <sub>22"</sub>	$V_8 + (V_7 - V_8) \times$	1450 /	2750
17H	V <sub>23'</sub>	$V_2+(V_1-V_2)x$	1100 /	2750	V <sub>23"</sub>	$V_8+(V_7-V_8)x$	1650 /	2750
18H	$V_{24'}$	$V_2+(V_1-V_2)x$	950 /	2750	V <sub>24"</sub>	$V_8+(V_7-V_8)x$	1800 /	2750
19H	V <sub>25'</sub>	$V_2+(V_1-V_2)x$	800 /	2750	V <sub>25"</sub>	$V_8+(V_7-V_8)x$	1950 /	2750
1AH	V <sub>26'</sub>	$V_2+(V_1-V_2)x$	650 /	2750	V <sub>26"</sub>	$V_8+(V_7-V_8)x$	2100 /	2750
1BH	V <sub>27'</sub>	$V_2 + (V_1 - V_2) x$	500 /	2750	V <sub>27"</sub>	$V_8 + (V_7 - V_8) \times$	2250 /	2750
1CH	V <sub>28'</sub>	$V_2 + (V_1 - V_2) \times$	400 /	2750	V <sub>28"</sub>	$V_8 + (V_7 - V_8) \times$	2350 /	2750
1DH	V <sub>29'</sub>	$V_2+(V_1-V_2)x$	300 /	2750	V <sub>29"</sub>	$V_8+(V_7-V_8)\times$	2450 /	2750
1EH 1FH	V <sub>30'</sub>	$V_2+(V_1-V_2)x$ $V_2+(V_1-V_2)x$	200 /	2750 2750	V <sub>30"</sub>	$V_8+(V_7-V_8)x$ $V_8+(V_7-V_8)x$	2550 /	2750
20H	V <sub>31'</sub>	$V_2 + (V_1 - V_2) \times V_2$	100 /	2750	V <sub>31"</sub>	$V_8 + (V_7 - V_8) \times V_7$	2650 /	2750
21H	V <sub>32</sub> '	$V_3 + (V_2 - V_3) \times$	1500 /	1600	V <sub>32"</sub>	$V_7 + (V_6 - V_7) \times$	100 /	1600
22H	V <sub>34'</sub>	$V_3 + (V_2 - V_3) \times$	1400 /	1600	V <sub>34"</sub>	$V_7 + (V_6 - V_7) \times$	200 /	1600
23H	V <sub>35</sub>	$V_3+(V_2-V_3)x$	1300 /	1600	V <sub>35"</sub>	$V_7 + (V_6 - V_7) \times$	300 /	1600
24H	V <sub>36'</sub>	$V_3+(V_2-V_3)x$	1200 /	1600	V <sub>36"</sub>	$V_7 + (V_6 - V_7) \times$	400 /	1600
25H	V <sub>37'</sub>	$V_3+(V_2-V_3)x$	1100 /	1600	V <sub>37"</sub>	$V_7 + (V_6 - V_7) \times$	500 /	1600
26H	V <sub>38'</sub>	$V_3+(V_2-V_3)x$	1000 /	1600	V <sub>38"</sub>	$V_7 + (V_6 - V_7) \times$	600 /	1600
27H	$V_{39'}$	$V_3+(V_2-V_3)x$	900 /	1600	V <sub>39"</sub>	$V_7 + (V_6 - V_7) \times$	700 /	1600
28H	V <sub>40'</sub>	$V_3 + (V_2 - V_3) \times$	800 /	1600	V <sub>40"</sub>	$V_7 + (V_6 - V_7) \times$	800 /	1600
29H	V <sub>41'</sub>	$V_3 + (V_2 - V_3) \times$	700 /	1600	V <sub>41"</sub>	$V_7 + (V_6 - V_7) \times$	900 /	1600
2AH	V <sub>42'</sub>	$V_3 + (V_2 - V_3) \times$	600 /	1600	V <sub>42"</sub>	$V_7 + (V_6 - V_7) \times V_7 $	1000 /	1600
2BH 2CH	V <sub>43'</sub>	V <sub>3</sub> +(V <sub>2</sub> -V <sub>3</sub> )x	500 / 400 /	1600 1600	V <sub>43"</sub>	$V_7 + (V_6 - V_7) \times V_{-+} + (V_{} - V_{-}) \times V_{-+} + (V_{} - V_{}) \times V_{-+} + (V_{} - V_{}) \times V_{} + (V_{} $	1100 / 1200 /	1600 1600
2DH	V <sub>44'</sub>	$V_3+(V_2-V_3)x$ $V_3+(V_2-V_3)x$	300 /	1600	V <sub>44"</sub>	$V_7 + (V_6 - V_7) \times V_7 $	1300 /	1600
2EH	V <sub>45</sub> '	$V_3 + (V_2 - V_3) \times V_3 + (V_2 - V_3) \times V_3 + (V_3 - V_3) \times V_3 $	200 /	1600		$V_7 + (V_6 - V_7) \times V_7 $	1400 /	1600
2FH	V <sub>46</sub>	$V_3 + (V_2 - V_3) \times$	100 /	1600	V <sub>46</sub>	$V_7 + (V_6 - V_7) \times$	1500 /	1600
30H	V <sub>48'</sub>	V <sub>3</sub>			V <sub>48"</sub>	V <sub>6</sub>		
31H	V <sub>49'</sub>	$V_4 + (V_3 - V_4) \times$	3350 /	3450	V <sub>49"</sub>	$V_6 + (V_5 - V_6) \times$	100 /	3450
32H	V <sub>50'</sub>	$V_4+(V_3-V_4)x$	3250 /	3450		$V_6+(V_5-V_6)x$	200 /	3450
33H	V <sub>51'</sub>	$V_4+(V_3-V_4)x$	3150 /	3450	V <sub>51"</sub>	$V_6+(V_5-V_6)x$	300 /	3450
34H	V <sub>52'</sub>	$V_4 + (V_3 - V_4) \times$	3050 /	3450	V <sub>52"</sub>	$V_6 + (V_5 - V_6) \times$	400 /	3450
35H	V <sub>53'</sub>	$V_4+(V_3-V_4)\times$	2950 /	3450	V <sub>53"</sub>	$V_6 + (V_5 - V_6) \times$	500 /	3450
36H	V <sub>54'</sub>	$V_4 + (V_3 - V_4) \times$	2800 /	3450	V <sub>54"</sub>	$V_6 + (V_5 - V_6) \times$	650 /	3450
37H	V <sub>55'</sub>	$V_4 + (V_3 - V_4) \times$	2650 /	3450	V <sub>55"</sub>	$V_6 + (V_5 - V_6) \times$	800 /	3450
38H 39H	V <sub>56'</sub>	$V_4 + (V_3 - V_4) \times V_4 + (V_3 - V_4) \times V_4$	2500 /	3450 3450	V <sub>56"</sub>	$V_6 + (V_5 - V_6) \times V_6 + (V_5 - V_6) \times V_6$	950 / 1150 /	3450 3450
39H 3AH	V <sub>57'</sub>	$V_4 + (V_3 - V_4) \times V_4 $	2300 /	3450	V <sub>57"</sub>	$V_6 + (V_5 - V_6) \times V_6 $	1350 /	3450
3BH	V <sub>58</sub>	$V_4 + (V_3 - V_4) \times V_4 $	1850 /	3450	V <sub>58"</sub>	$V_6 + (V_5 - V_6) \times V_6 $	1600 /	3450
3CH	V <sub>60'</sub>	$V_4+(V_3-V_4)x$	1600 /	3450	V <sub>60"</sub>	$V_6 + (V_5 - V_6) \times$	1850 /	3450
3DH	V <sub>61'</sub>	$V_4 + (V_3 - V_4) \times$	1300 /	3450	V <sub>61"</sub>	$V_6 + (V_5 - V_6) \times$	2150 /	3450
3EH	V <sub>62'</sub>	$V_4+(V_3-V_4)x$	800 /	3450	V <sub>62"</sub>	$V_6 + (V_5 - V_6) \times$	2650 /	3450
3FH	V <sub>63'</sub>	V <sub>4</sub>			V <sub>63"</sub>	V <sub>5</sub>		
J. 11	- 63	· ·			- 63	-		

Caution There is no connection between  $V_4$  and  $V_5$  terminal in the chip.



### 6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format : 6 bits x 2 RGBs (6 dots) Input width : 36 bits (2-pixel data)

### (1) $R_{,}/L = H$ (Right shift)

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	 S383	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	 D <sub>40</sub> to D <sub>45</sub>	D <sub>50</sub> to D <sub>55</sub>

### (2) R,/L = L (Left shift)


Output	S <sub>1</sub>	S <sub>2</sub>	S3	S4	 S383	S <sub>384</sub>
Data	D <sub>00</sub> to D <sub>05</sub>	D <sub>10</sub> to D <sub>15</sub>	D <sub>20</sub> to D <sub>25</sub>	D <sub>30</sub> to D <sub>35</sub>	 D <sub>40</sub> to D <sub>45</sub>	D <sub>50</sub> to D <sub>55</sub>

POL	S <sub>2n-1</sub> Note	Note S <sub>2n</sub>
L	Vo to V4	V5 to V9
Н	V <sub>5</sub> to V <sub>9</sub>	V <sub>0</sub> to V <sub>4</sub>

Note S<sub>2n-1</sub> (Odd output), S<sub>2n</sub> (Even output)

### 7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.





### 8. RELATIONSHIP BETWEEN STB, CLK, AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure 8-1. Output Circuit Block Diagram





Figure 8-2. Output Circuit Block Diagram



Remarks 1. STB = L: SW1 = ON

STB = H: SW1 = OFF

- 2. STB = H is acknowledged at timing [1].
- **3.** The display data latch is completed at timing [2] and the input voltage (VAMP(IN): gray-scale level voltage) of the output amplifier changes.



### 9. CURRENT CONSUMPTION REDUCTION FUNCTION

The  $\mu$ PD16732D has a low power control function (LPC) which can switch the bias current of the output amplifier between two levels and a bias control function (Bcont) which can be used to finely control the bias current.

### <Low power control function (LPC)>

The bias current of the output amplifier can be switched between two levels using this pin. (Bcont: open)

LPC = H or open: normal power mode


LPC = L: low power mode

The V<sub>DD2</sub> of static current consumption can be reduced to two thirds of that in normal mode, input a stable DC current (V<sub>DD1</sub>/V<sub>SS1</sub>) to this pin.

### <Bias current control function (Bcont)>

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (Vss2) via an external resistor (Rext). When not using this function, leave this pin open.

Figure 9-1. Bias Current Control Function (Bcont)



Refer to the table below for the percentage of current regulation when using the bias current control-function.


Table 9–1. Current Consumption Regulation Percentage Compared to Normal Mode VDD1 = 3.3 V VDD2 = 8.7 V LPC = 3.3 V/0 V

D (IsO)	Current Consumption Regulation Percentage (%)				
Rext (kΩ)	LPC = H	LPC = L			
∞ (Open)	100	65			
50	110	70			
20	115	80			
10	120	85			

**Remark** The above current consumption regulation percentages are not product-characteristic guaranteed as they are based on the results of simulation.

Caution Because the low-power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

Figure 9–2. Output Wave Form (LPC = L)



<Test Condition>





Figure9–3. Output Wave Form (LPC = H)





### 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V <sub>DD1</sub>	-0.5 to +4.0	V
Driver Part Supply Voltage	V <sub>DD2</sub>	-0.5 to +10.0	V
Logic Part Input Voltage	VI1	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver Part Input Voltage	V <sub>I2</sub>	-0.5 to V <sub>DD2</sub> + 0.5	V
Logic Part Output Voltage	V <sub>O1</sub>	-0.5 to V <sub>DD1</sub> + 0.5	V
Driver Part Output Voltage	V <sub>O2</sub>	−0.5 to V <sub>DD2</sub> + 0.5	V
Operating Ambient Temperature	TA	-10 to +75	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ( $T_A = -10 \text{ to } +75^{\circ}\text{C}$ ,  $V_{SS1} = V_{SS2} = 0 \text{ V}$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V <sub>DD1</sub>		2.3		3.6	V
Driver Part Supply Voltage	V <sub>DD2</sub>		8.0	8.5	9.0	V
High-Level Input Voltage	ViH		0.7 V <sub>DD1</sub>		V <sub>DD1</sub>	V
Low-Level Input Voltage	VIL		0		0.3 V <sub>DD1</sub>	V
γ-Corrected Voltage	Vo to V4		0.5 V <sub>DD2</sub>		V <sub>DD2</sub> - 0.1	V
	V <sub>5</sub> to V <sub>9</sub>		Vss2 + 0.1		0.5 V <sub>DD2</sub>	V
Driver Part Output Voltage	Vo		Vss2 + 0.1		V <sub>DD2</sub> – 0.1	V
Clock Frequency	fclk	2.3 ≤ V V <sub>DD1</sub> < 3.0 V			45	MHz
		$3.0 \text{ V} \leq \text{V}_{\text{DD1}} \leq 3.6 \text{ V}$		•	65	MHz



## Electrical Characteristics ( $T_A = -10 \text{ to } +75^{\circ}\text{C}$ , $V_{DD1} = 2.3 \text{ to } 3.6 \text{ V}$ , $V_{DD2} = 8.0 \text{ to } 9.0 \text{ V}$ , $V_{SS1} = V_{SS2} = 0 \text{ V}$ , Unless otherwise specified, LPC = H or open, Bcont = open)

### Symbol TYP. MAX. Unit Parameter Condition Input Leak Current ±1.0 lιL μΑ High-Level Output Voltage Vон STHR (STHL), IOH = 0 mA V<sub>DD1</sub> - 0.1 ٧ ٧ Low-Level Output Voltage Vol STHR (STHL), IoL = 0 mA 0.1 $\gamma$ -Corrected Resistance $V_0$ to $V_4 = V_5$ to $V_9 = 4.0 \text{ V}$ 8 16 kΩ $R_{\gamma}$ 32 $Vx = 7.0 \text{ V}, V_{OUT} = 6.5 \text{ V}$ Note **Driver Output Current** Іνон -30 μΑ Vx = 1.0 V, Vout = 1.5 V Note 30 IVOL μΑ $V_{DD1} = 3.3 \text{ V}, V_{DD2} = 8.5 \text{ V}$ $\mathsf{mV}$ Output Voltage Deviation $\Delta \text{Vo}$ +7 ±20 $V_{OUT} = 2.0 \text{ V}, 4.25 \text{ V}, 6.5 \text{ V}$ m۷ Output Swing Difference $\Delta V_{\text{P-P}}$ ±2 ±15 Deviation ٧ Output Voltage Range Vo All input data 0.1 V<sub>DD2</sub> - 0.1 Logic Part Dynamic Current I<sub>DD1</sub> V<sub>DD1</sub>, with no load 1.0 6.0 mA Consumption **Driver Part Dynamic Current** I<sub>DD21</sub> $V_{DD2} = 8.0$ to 9.0 V, with no load, 6.0 mΑ 3.0 Consumption LPC =H, Bcont = open $V_{DD2} = 8.0$ to 9.0 V, with no load, I<sub>DD22</sub> 2.0 4.0 mΑ LPC =L, Bcont = open

Note Vx refers to the output voltage of analog output pins S1 to S384.

Vout refers to the voltage applied to analog output pins S1 to S384.

### Cautions 1. STB cycle is 20 $\mu$ s, fclk = 40 MHz

- 2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- 3. Refers to the current consumption per driver when cascades are connected under the assumption of XGA+ single-sided mounting (8 units).




### Switching Characteristics (TA = -10 to +75°C, VDD1 = 2.3 to 3.6 V, VDD2 = 8.0 to 9.0 V, Vss1 = Vss2 = 0 V,

Unless otherwise specified, LPC = H or open, Bcont = open)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t <sub>PLH1</sub>	C <sub>L</sub> = 10 pF, 2.3 ≤ V V <sub>DD1</sub> < 3.0 V		10	17	ns
		$C_L = 10 \text{ pF}, 3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$		7	10.5	ns
Driver Output Delay Time	tPLH2	$C_L = 75 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.5	5	μs
	t <sub>PLH3</sub>			5	8	μs
	tPHL2			2.5	5	μs
	t <sub>PHL3</sub>			5	8	μs
Input Capacitance	Cıı	Exclude STHR (STHL), T <sub>A</sub> = 25°C		5	10	pF
	C <sub>12</sub>	STHR (STHL),TA = 25°C		8	10	pF

### <Test Condition>



Timing Requirements (TA = -10 to +75°C, VDD1 = 2.3 to 3.6 V, Vss1 = 0 V, tr = tr = 8.0 ns)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk	2.3 ≤ V V <sub>DD1</sub> < 3.0 V	22			ns
		$3.0 \text{ V} \leq \text{V}_{\text{DD1}} \leq 3.6 \text{ V}$	15			ns
Clock Pulse High Period	PW <sub>CLK(H)</sub>		4			ns
Clock Pulse Low Period	PW <sub>CLK(L)</sub>	2.3 ≤ V V <sub>DD1</sub> < 3.0 V	6			ns
		$3.0 \text{ V} \leq \text{V}_{\text{DD1}} \leq 3.6 \text{ V}$	4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	tHOLD1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	tHOLD2		0			ns
POL21,POL22 Setup Time	tsetup3		4			ns
POL21,POL22 Hold Time	tногоз		0			ns
STB Pulse Width	PWstb		2			CLK
Last Data Timing	<b>t</b> ldt		2			CLK
CLK-STB Time	tclk-sтв	$CLK \uparrow \to STB \uparrow$	6			ns
STB-CLK Time	tsтв-clк	STB $\uparrow \rightarrow$ CLK $\uparrow$ ,	9			ns
		V <sub>DD1</sub> = 2.3 to 3.6 V				
		$STB \uparrow \to CLK \uparrow,$	6			ns
		V <sub>DD1</sub> = 3.0 to 3.6 V				
Time Between STB and Start Pulse	<b>t</b> sтв-sтн	$STB \uparrow \to STHR(STHL) \uparrow$	2			CLK
POL-STB Time	tpol-stb	POL $\uparrow$ or $\downarrow \rightarrow$ STB $\uparrow$	<b>-</b> 5			ns
STB-POL Time	tstb-pol	STB $\downarrow \rightarrow$ POL $\downarrow$ or $\uparrow$	6			ns


**Remark** Unless otherwise specified, the input level is defined to be  $V_{IH} = 0.7 \text{ V}_{DD1}$ ,  $V_{IL} = 0.3 \text{ V}_{DD1}$ .

\* \*

\*

# Switching Characteristic Waveform(R,/L= H)

Unless otherwise specified, the input level is defined to be  $V_{IH} = 0.7 \text{ V}_{DD1}$ ,  $V_{IL} = 0.3 \text{ V}_{DD1}$ .





### 11. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for mounting conditions of the  $\mu$ PD16732D.

For more details, refer to the Semiconductor Device Mounting Technology Manual (C10535E).

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

 $\mu$ PD16732DN-xxx : TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g
		(per solder)
	ACF	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm <sup>2</sup> : time 3 to 5
	(Adhesive	sec. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm <sup>2</sup> : time 30 to
	Conductive Film)	40 sec. (When using the anisotropy conductive film SUMIZAC1003 of
		Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.



### NOTES FOR CMOS DEVICES

### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### 2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of June, 2002. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4