## MONOLITHIC 6-CHANNEL H BRIDGE DRIVER

## DESCRIPTION

The $\mu$ PD168102 is a monolithic 6-channel H bridge driver IC consisting of a CMOS controller and a MOS output stage. Because it uses a MOS process, this driver IC consumes less current and loses less voltage at the output stage than conventional driver ICs that use bipolar transistors. In addition, the $\mu$ PD168102 employs P-channel MOSFETs in its output stage, eliminating the need for an on-chip the charge pump circuit. Therefore, the current consumption during circuit operation can be significantly reduced.

Of the six output channels, four channels are voltage drive type and two channels are current drive type (voltage drive is also possible). The current drive method of the $\mu$ PD168102 is the output chopping method, which realizes lower power consumption drive than the conventional high-power-dissipation linear drive method.

The $\mu$ PD168102 is housed in a 48-pin WQFN to decrease the mounting area and height. The $\mu$ PD168102 can simultaneously drive two stepper motors and two DC motors and is ideal for the motor driver of digital still cameras.

## FEATURES

O Six H bridge circuits employing power MOSFETs
O Voltage drive type: 4 channels, current drive type (constant current chopping type): 2 channels
O Low current consumption due to elimination of charge pump circuit
O Input logic frequency: 100 kHz supported
O 3 V power supply supported
Minimum operating supply voltage: 2.5 V
O Low voltage malfunction prevention circuit
Internal circuit shutdown at $\mathrm{V}_{\mathrm{DD}}<2.5 \mathrm{~V}$
O On-chip overheat protection circuit
O 48-pin WQFN ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ )

## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD168102K9-5B4 | 48-pin plastic WQFN $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ |

[^0]
## PIN FUNCTIONS

Package: 48-pin WQFN ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ )

| Pin No. | Pin Name | Pin Function |
| :---: | :---: | :---: |
| 1 | BRKsel | Stop mode switching pin when output open |
| 2 | Vod | Control block power supply pin |
| 3 | PGND | Output GND pin |
| 4 | $\mathrm{OUT}_{1 \mathrm{~B}}$ | Ch 1 output pin |
| 5 | $\mathrm{V}_{\mathrm{M1}}$ | Ch 1 output block power supply pin |
| 6 | OUT ${ }_{1 A}$ | Ch 1 output pin |
| 7 | PGND | Output block GND pin |
| 8 | $\mathrm{OUT}_{2 \mathrm{~B}}$ | Ch 2 output pin |
| 9 | Vм2 | Ch 2 output block power supply pin |
| 10 | $\mathrm{OUT}_{2 \mathrm{~A}}$ | Ch 2 output pin |
| 11 | PGND | Output block GND pin |
| 12 | DGND | Control block GND pin |
| 13 | IsEn5 | Ch 5 current sense signal input pin |
| 14 | CL5 | Ch 5 reference voltage input pin |
| 15 | Vm5 | Ch 5 output block power supply pin |
| 16 | OUT5B | Ch 5 output pin |
| 17 | RF5 | Ch 5 sense resistor connection pin |
| 18 | OUT 5 A | Ch 5 output pin |
| 19 | Vм5 | Ch 5 output block power supply pin |
| 20 | $\mathrm{V}_{\text {м6 }}$ | Ch 6 output block power supply pin |
| 21 | OUT6B | Ch 6 output pin |
| 22 | RF6 | Ch 6 sense resistor connection pin |
| 23 | $\mathrm{OUT}_{6 \mathrm{~A}}$ | Ch 6 output pin |
| 24 | Vм6 | Ch 6 output block power supply pin |
| 25 | CL6 | Ch 6 reference voltage input pin |
| 26 | Isen6 | Ch 6 current sense signal input pin |
| 27 | PGND | Output block GND pin |
| 28 | $\mathrm{OUT}_{3 \mathrm{~A}}$ | Ch 3 output pin |
| 29 | Vмз | Ch 3 output block power supply pin |
| 30 | $\mathrm{OUT}_{3 \mathrm{~B}}$ | Ch 3 output pin |
| 31 | PGND | Output block GND pin |
| 32 | $\mathrm{OUT}_{4 \mathrm{~A}}$ | Ch 4 output pin |
| 33 | $\mathrm{V}_{\text {M } 4}$ | Ch 4 output block power supply pin |
| 34 | $\mathrm{OUT}_{4 \mathrm{~B}}$ | Ch 4 output pin |
| 35 | PGND | Output block GND pin |
| 36 | VIsel | Voltage/current control switching pin (ch 5, ch 6) |
| 37 | $\mathrm{IN}_{12}$ | Ch 6 input pin |
| 38 | $1 \mathrm{~N}_{11}$ | Ch 6 input pin |
| 39 | $\mathrm{N}_{10}$ | Ch 5 input pin |
| 40 | IN9 | Ch 5 input pin |
| 41 | IN8 | Ch 4 input pin |
| 42 | $\mathrm{IN}_{7}$ | Ch 4 input pin |
| 43 | $\mathrm{IN}_{6}$ | Ch 3 input pin |
| 44 | IN5 | Ch 3 input pin |
| 45 | $1 \mathrm{~N}_{4}$ | Ch 2 input pin |
| 46 | $\mathrm{IN}_{3}$ | Ch 2 input pin |
| 47 | $1 \mathrm{~N}_{2}$ | Ch 1 input pin |
| 48 | $1 \mathrm{~N}_{1}$ | Ch 1 input pin |

Caution Multiple pins with the same function must all be connected.

## BLOCK DIAGRAM



Caution Multiple pins with the same function must all be connected. The motor power supply pins $\mathrm{V}_{\mathrm{m} 1}$ and $V_{м 2}$, and $V_{м з}$ and $V_{м 4}$ are internally connected, so be sure to apply the same potential to them.
example of standard connection


This circuit diagram is shown as an example of connection, and is not intended for mass production design.

## FUNCTION OPERATION TABLE

The logic of each channel is shown in the table below.

## I/O Truth Table for Channels 1 to 6

| Input |  |  | Output |  | Output Status | Operating Mode of <br> Ch 5 and Ch 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIsel | $\begin{gathered} \text { IN1, 3, 5, } \\ 7,9,11 \end{gathered}$ | $\mathrm{IN} 2,4,6,$ $8,10,12$ | OUTA | OUTB |  |  |
| L | L | L | Z | Z | Stopped (output open, standby) | Voltage control output |
|  | L | H | L | H | Reverse (OUTB $\rightarrow$ OUTA) |  |
|  | H | L | H | L | Forward (OUTA $\rightarrow$ OUTB) |  |
|  | H | H | L | L | Stopped (short brake) |  |
| H | L | L | Z | Z | Stopped (output open) | Constant current chopping |
|  | L | H | L | H | Reverse (OUTB $\rightarrow$ OUTA) |  |
|  | H | L | H | L | Forward (OUTA $\rightarrow$ OUTB) |  |
|  | H | H | L | L | Stopped (short brake) |  |

H: High level, L: Low level, Z: High impedance

Constant current chopping is possible for channels 5 and 6.
When VIsel is set to high level, if the voltage becomes higher than the reference voltage (external input) and the current becomes higher than the current set by the feedback resistor, the output can be forcibly chopped.
When VIsel is set to low level, channels 5 and 6 function in the same way as channels 1 to 4 .

## Standby function

The $\mu$ PD168102 realizes a standby function by combining the input signals.
By setting all the control input signals of channels 1 to 6 to low level, a standby mode in which the current consumption of the internal circuit is suppressed is entered. Note that the output status is high impedance (output open).

## BRKsel pin function

By using the logic of BRKsel, whether the function that prevents the motor power supply rising in the $\mathrm{Hi}-\mathrm{Z}$ output status (input $\mathrm{L}, \mathrm{L}$ ) is enabled or disabled can be selected. Refer to the truth table below.

## BRKsel Truth Table

| BRKsel |  |
| :--- | :--- |
| L | Hi-Z status |
| H | Regenerates output current using an internal channel. An internal timer is incorporated, through which the <br> regeneration period is set for approx. 1 ms, and then the Hi Z status is entered. |

## ABSOLUTE MAXIMUM RATINGS (TA $=\mathbf{2 5}^{\circ} \mathrm{C}$ : MOUNTED ON GLASS EPOXY BOARD $100 \mathrm{~mm} \times 100$ $\mathrm{mm} \times 1 \mathrm{~mm}$, COPPER FILM AREA: 15\%)

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | Control block | -0.5 to +6.0 | V |
|  | VM | Motor block | -0.5 to +6.0 |  |
| Input voltage | VIN |  | -0.5 to VDD+0.5 | V |
| Output pin voltage | Vout | Ch 1 to ch 4 | 6.2 | V |
|  |  | Ch 5, ch 6 | 5.7 |  |
| DC output current 1 (ch 1 to ch 4) | $\mathrm{ld}(\mathrm{DC})_{1}$ | DC | $\pm 0.3$ | A/ch |
| DC output current 2 (ch 5, ch 6) | $\mathrm{Id}(\mathrm{DC})^{2}$ | DC | $\pm 0.5$ | A/ch |
| Instantaneous output current 1 (ch 1 to ch 4) | ld (pulse) ${ }^{1}$ | PW < 10 ms , duty $\leq 20 \%$ | $\pm 0.6$ | A/ch |
| Instantaneous output current 2 (ch 5, ch 6) | ID (pulse)2 | PW $<10 \mathrm{~ms}$, duty $\leq 20 \%$ | $\pm 1.0$ | A/ch |
| Power consumption | PT |  | 1.0 | W |
| Peak junction temperature | Tch(MAX) |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $T_{A}=25^{\circ} \mathrm{C}$ : MOUNTED ON GLASS EPOXY BOARD $100 \mathrm{~mm} \times 100 \mathrm{~mm} \times 1 \mathrm{~mm}$, COPPER FILM AREA: 15\%)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | Control block | 2.5 |  | 5.5 | V |
|  | VM | Motor block | 2.7 |  | 5.5 | V |
| Input voltage | VIN1 |  | 0 |  | VdD | V |
|  | VIN2 | CL pin | 0.1 |  | 0.5 | V |
| DC output current 1 (ch 1 to ch 4) | $\mathrm{ld}(\mathrm{DC}) 1$ | DC | -0.2 |  | +0.2 | A/ch |
| DC output current 2 (ch 5, ch 6) | $\mathrm{ld}(\mathrm{DC}) 2$ | DC | -0.4 |  | +0.4 | A/ch |
| Instantaneous output current 1 (ch 1 to ch 4) | ld (pulse) ${ }^{\text {1 }}$ | PW < 10 ms , duty $\leq 20 \%$ | -0.4 |  | +0.4 | A/ch |
| Instantaneous output current 2 (ch 5, ch 6) | ld (pulse)2 | PW < 10 ms , duty $\leq 20 \%$ | -0.8 |  | +0.8 | A/ch |
| Logic input frequency | fin |  |  |  | 100 | kHz |
| Operating temperature range | $\mathrm{T}_{\text {A }}$ |  | -10 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Peak junction temperature | Tсh(MAX) |  |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL SPECIFICATIONS (Unless otherwise specified, $\mathrm{VDD}_{\mathrm{D}}=\mathrm{V}_{\mathrm{M}}=\mathbf{3 V} \mathbf{V}, \mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vod pin current in standby mode | $\mathrm{IdD}(\mathrm{STB})$ |  |  |  | 1.0 | $\mu \mathrm{A}$ |
| VDD pin current when operating | $\operatorname{IdD}(\mathrm{ACT})$ |  |  |  | 1.0 | mA |
| Input current, high | IH | $\mathrm{VIN}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ |  |  | 60 | $\mu \mathrm{A}$ |
| Input current, low | IIL | $\mathrm{VIN}=0$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| Input pull-down resistor | Rind |  | 50 |  | 200 | $k \Omega$ |
| Input voltage, high | VIH | $2.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | $0.7 \times \mathrm{VDD}$ |  |  | V |
| Input voltage, low | VIL | $2.5 \mathrm{~V} \leq \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $0.3 \times \mathrm{VDD}$ | V |
| H bridge on-resistance 1 (ch 1 to ch 4) | Ron1 | $\mathrm{Im}=0.2 \mathrm{~A}$, sum of the top and bottom stages |  | 1.5 | 2.0 | $\Omega$ |
| H bridge on-resistance 2 (ch 5, ch 6) | Ron2 | $\mathrm{I}_{\mathrm{m}}=0.4 \mathrm{~A}, \mathrm{RF}_{5}, \mathrm{RF}_{6}=0 \mathrm{~V}$ <br> sum of the top and bottom stages |  | 1.0 | 1.5 | $\Omega$ |
| Output leakage current | Im(OFF) | Per $\mathrm{V}_{\mathrm{m}}$ pin, $\mathrm{V}_{\mathrm{M}}=5.5 \mathrm{~V}$, all control pins are low level |  |  | 10 | $\mu \mathrm{A}$ |
| Current detection comparator offset voltage | Vco | $\mathrm{V}_{\mathrm{CL}}=0.1 \mathrm{~V}$ | -10 |  | 10 | mV |
| Detection voltage at low voltage | Vods |  |  |  | 2.5 | V |
| Output turn-on time | ton | $\mathrm{Rm}_{M}=20 \Omega$, see Figure 1 |  | 0.7 | 2.0 | $\mu \mathrm{s}$ |
| Output turn-off time | tofF |  |  | 0.2 | 0.5 | $\mu \mathrm{s}$ |
| All-off time at mode change | thiz |  | 50 |  |  | ns |
| Rise time | tr | $\mathrm{R}_{\mathrm{M}}=20 \Omega$, see Figure 1 |  | 0.3 |  | $\mu \mathrm{s}$ |
| Fall time | $\mathrm{tf}_{f}$ |  |  | 0.1 |  | $\mu \mathrm{s}$ |
| Current detection comparator operation delay time | tcd | $\begin{aligned} & \mathrm{VCL}=0.1 \mathrm{~V} \text {, VISEN }=0 \mathrm{~V} \longleftrightarrow \rightarrow \\ & 0.2 \mathrm{~V} \text {, see Figure } 2 \end{aligned}$ |  | 0.4 | 1.0 | $\mu \mathrm{s}$ |

The overheat protection circuit operates at $\mathrm{T}_{\mathrm{ch}}>150^{\circ} \mathrm{C}$. In the overheat protected status, all outputs are high impedance.

In the standby mode, the overheat protection circuit and the low-voltage malfunction prevention circuit do not operate.

## SWITCHING CHARACTERISTICS WAVEFORMS

Figure 1. H Bridge Switching Waveform
(1) $\mathrm{IN} 2=$ Low level

(2) $\operatorname{IN} 2=$ High level


A high impedance period of approx. 50 ns is secured to prevent through current when switching the mode.

Figure 2. Current Detection Comparator Switching Waveform


## TOTAL POWER DISSIPATION AND OPERATING AMBIENT TEMPERATURE CHARACTERISTICS



Remark When the operating ambient temperature is $25^{\circ} \mathrm{C}$ or lower, power application up to 1 W is possible.
When the operating ambient temperature is higher than $25^{\circ} \mathrm{C}$, perform derating in accordance with the above figure. In addition, when at $85^{\circ} \mathrm{C}$ (operating ambient temperature recommended condition), power application up to 0.52 W is possible.

## CHARACTERISTICS CURVES







## CHARACTERISTICS CURVES







## CHARACTERISTICS CURVES




## PACKAGE DRAWING

## 48-PIN PLASTIC WQFN (7x7)



## RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD168102 should be soldered and mounted under the following recommended conditions.
For details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E). For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

## Surface Mounting Type Soldering Conditions

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :---: |
| Infrared reflow | Package peak temperature: $260^{\circ} \mathrm{C}$, Time: 60 seconds max. (at $220^{\circ} \mathrm{C}$ or higher), <br> Count: Three times or less, Exposure limit: 3 days ${ }^{\text {Note }}$ (after that, prebake at $125^{\circ} \mathrm{C}$ <br> for 10 hours), Flux: Rosin-based flux with low chlorine content (chlorine $0.2 \mathrm{Wt} \%$ <br> or below) is recommended | IR60-103-3 |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \% \mathrm{RH}$ or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to $V_{D D}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of February, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).


[^0]:    The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
    Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

