

# mos integrated circuit $\mu PD16879$

# MONOLITHIC QUAD H BRIDGE DRIVER CIRCUIT

The  $\mu$ PD16879 is a monolithic quad H bridge driver IC that employs a CMOS control circuit and a MOSFET output circuit. Because it uses MOSFETs in its output stage, this driver IC consumes less power than conventional driver ICs that use bipolar transistors.

Because the  $\mu$ PD16879 controls a motor by inputting serial data, its package has been shrunk and the number of pins reduced. As a result, the performance of the application set can be improved and the size of the set has been reduced.

This IC employs a current-controlled 64-step micro step driving method that drives stepper motor with low vibration

The  $\mu$ PD16879 is a housed in a 38-pin shrink SOP to contribute to the miniaturization of application set.

This IC can simultaneously drive two stepper motors and is ideal for the mechanisms of camcorders.

### **FEATURES**

- Four H bridge circuits employing power MOS FETs
- · Current-controlled 64-step micro step driving
- Motor control by serial data (8 bits × 13 bytes)

PWM-frequency, output current and number of output pulse can be setting by serial data.

· 3-V power supply.

Minimum operating voltage: 2.7 V

· Low consumption current.

V<sub>DD</sub> pin current (operating mode) : 3 mA (MAX.)

· Power save circuit bult in.

V<sub>DD</sub> pin current (power save mode) : 100  $\mu$ A (MAX.) fcLK: OFF state V<sub>DD</sub> pin current (power save mode) : 300  $\mu$ A (MAX.) fcLK: 4.5 MHz input

• 38-pin shrink SOP (7.62 mm (300))

### ORDERING INFORMATION

Part Number	Package
μPD16879GS-BGG	38-pin plastic shrink SOP (7.62 mm (300))

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



# ABSOLUTE MAXIMUM RATINGS ( $T_A = +25$ °C)

# When mounted on a glass epoxy board (100 mm $\times$ 100 mm $\times$ 1 mm, 15% copper foil)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V <sub>DD</sub>	Control part	-0.5 to +6.0	V
	Vм	Output part	-0.5 to +11.2	V
Input voltage	Vin		-0.5 to V <sub>DD</sub> + 0.5	V
Reference voltage	VREF	External input	0.5	٧
H bridge drive current	I <sub>M(DC)</sub>	DC	±0.15	A/ch
	IM(pulse)	PW < 10 ms, Duty < 5 %	±0.3	A/ch
Power consumption	PT		1.0	W
Peak junction temperature	Tch(MAX)		150	°C
Storage temperature	T <sub>stg</sub>		<b>−</b> 55 ~ <b>+</b> 150	°C

# RECOMMENDED OPERATING RANGE ( $T_A = +25$ °C)

# When mounted on a glass epoxy board (100 mm $\times$ 100 mm $\times$ 1 mm, 15% copper foil)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>DD</sub>	Control part	2.7		5.5	V
	Vм	Output part	4.0		11	V
Input voltage	Vin		0		V <sub>DD</sub>	V
Reference voltage	Vref	External input	225	250	275	mV
EXP pin input voltage	VEXPIN				VDD	V
EXP pin input current	IEXPIN				100	μΑ
H bridge drive current	I <sub>M(DC)</sub>	DC	-0.1		+0.1	A/ch
	IM(pulse)	Pw < 10 ms, Duty < 5%	-0.2		+0.2	A/ch
Clock frequency (OSC <sub>IN</sub> )	fclk	Cosc = 68 pF, Vref = 250 mV	3.9	4.5	6.0	MHz
Clock frequency amplitude	VfCLK		$0.7 \times V_{DD}$		V <sub>DD</sub>	V
Serial clock frequency	fsclk				5.0	MHz
Video sync signal width	PW <sub>(VD)</sub>	fclk = 4.5 MHz	250			ns
LATCH signal wait time	t(VD-LATCH)	Refer to Fig. 1	400			ns
SCLK wait time	t(sclk-latch)		400			ns
SDATA setup time	tsetup		80			ns
SDATA hold time	thold		80			ns
Reset signal pulse width	trst		100			μs
Operating temperautre	TA		-10		85	°C
Peak junction temperature	Tch(MAX)				125	°C



### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise specified,  $T_A = 25$ °C,  $V_{DD} = 3$  V,  $V_M = 5.4$  V,  $f_{CLK} = 4.5$  MHz, Cosc = 68 pF,  $C_{FIL} = 1000$  pF,  $V_{REF} = 250$  mV, EVR = 100 mV (10000))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Off state V <sub>M</sub> pin current	IMO(RESET)	No load, Reset period			1.0	μΑ
Operating state VDD pin current	IDD	Output open			3.0	mA
V <sub>DD</sub> pin current	IDD(RESET)	Reset period			100	μΑ
Power save state VDD pin current	I <sub>DD(PS)1</sub>	tclk = off			100	μΑ
	I <sub>DD(PS)2</sub>	fclk = 4.5 MHZ			300	μΑ
High level input voltage	ViH	LATCH, SCLK, SDATA, V <sub>D</sub> , V <sub>D</sub>	$0.7 \times V_{DD}$			V
Low level input voltage	VIL	RESET, OSCIN, VREFsel			$0.3 \times V_{DD}$	V
Input hysteresis vosltage	Vн			0.3		V
Monitor output voltage 1 (EXTOUT $\alpha$ , $\beta$ )	Vomα(H) Vomβ(H)	4th byte	$0.9 \times V_{DD}$			V
	Vomα(l) Vomβ(l)		-0.3		0.1 × V <sub>DD</sub>	V
Monitor output voltage 2	Voexp(H)	Pull up (VDD)	$0.9 \times V_{DD}$			V
(EXP 0,1 open drain)	V <sub>OEXP(L)</sub>	IOEXP = 100 μA			$0.1 \times V_{DD}$	V
High level input current	Іін	$V_{IN} = V_{DD}$			1.0	μΑ
Low level input current	lıL	V <sub>IN</sub> = 0	-1.0			μΑ
Reset pin high level input current	I <sub>IH(RST)</sub>	V <sub>RST</sub> = V <sub>DD</sub>			1.0	μΑ
Reset pin low level input current	IIL(RST)	V <sub>RST</sub> = 0	-1.0			μΑ
H bridge ON resistance	Ron	I <sub>M</sub> = 100 mA, upper + lower			6.0	Ω
Chopping frequency <sup>Note 1</sup>	fosc		Refer t	to table 1	(TYP.)	kHz
Internal reference voltage	V <sub>REF</sub>		225	250	275	mV
V <sub>D</sub> delay time <sup>Note 2</sup>	∆t∨d				250	ns
Sin wave peak output current (reference value) <sup>Note 3</sup>	Ім	L = 15 mH/R = 70 $\Omega$ ( 1 kHz) Rs = 6.8 $\Omega$ , fosc = 72.58 kHz EVR = 220 mV (11100)		53		mA
FIL pin voltage <sup>Note 4</sup>	Vevr	EVR = 200 mV (11010) VREF = 250 mV external input	370	400	430	mV
FIL pin step voltage <sup>Note 4</sup>	VEVRSTEP	Minimum step		20		mV
H bridge turn on time <sup>Note 5</sup>	tonh	I <sub>M</sub> = 100 mA			2.0	μs
H bridge turn off time <sup>Note 5</sup>	<b>t</b> offh				2.0	μs

**Notes 1.** When data are less than 7 (000111), PWM chopping doesn't do it, and output pulse doesn't occur. When data are beyong 49, PWM chopping frequency becomes a 225 kHz fixation.

- 2. By OSCIN and VD sync circuit
- **3.** FB pin is monitored.
- 4. FIL pin is monitored. A voltage about twice that of the EVR value is output to the FIL pin.
- 5. 10% to 90% of the pulse peak value without filter capacitor (CFIL)

Data Sheet S14188EJ1V0DS00




Fig 1. Delay Time of Serial Data

Table 1. Chopping Frequency (3rd byte D5 to D0 bit data, fclk = 4.5 MHz) Typical Value

Input data D5 to D0 bit	Chopping frequency (kHz)	Input data D5 to D0 bit	Chopping frequency (kHz)
001000	35.71	011101	132.35
001001	40.18	011110	132.35
001010	45.00	011111	140.63
001011	50.00	100000	140.63
001100	53.57	100001	150.00
001101	59.21	100010	150.00
001110	62.50	100011	160.71
001111	68.18	100100	160.71
010000	72.58	100101	160.71
010001	77.59	100110	173.08
010010	80.36	100111	173.08
010011	86.54	101000	173.08
010100	90.00	101001	187.50
010101	93.75	101010	187.50
010110	97.83	101011	187.50
010111	102.27	101100	204.55
011000	107.14	101101	204.55
011001	112.50	101110	204.55
011010	118.42	101111	204.55
011011	118.42	110000	225.00
011100	125.00		

**Note** When data are less than 7 (000111), PWM chopping doesn't do it, and output pulse doesn't occur. When data are beyond 49, PWM chopping frequency becomes a 225 kHz fixation.




Table 2. Relation Between Rotation Angle, Phase Current, and Vector Quantity (64-DIVISION MICRO STEP)

(Value of  $\mu$ PD16879 for reference)

STEP	Rotation angle ( $\theta$ )	А	phase curre	ent	В	phase curre	nt	Vector quantity
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	TYP.
θΟ	0	-	0	-	-	100	-	100
<i>θ</i> 1	5.6	2.5	9.8	17.0	-	100	-	100.48
θ2	11.3	12.4	19.5	26.5	93.2	98.1	103	100
θ3	16.9	22.1	29.1	36.1	90.7	95.7	100.7	100.02
θ4	22.5	31.3	38.3	45.3	87.4	92.4	97.4	100.02
θ5	28.1	40.1	47.1	54.1	83.2	88.2	93.2	99.99
θ6	33.8	48.6	55.6	62.6	78.1	83.1	88.1	99.98
θ7	39.4	58.4	63.4	68.4	72.3	77.3	82.3	99.97
θ8	45	65.7	70.7	75.7	65.7	70.7	75.7	99.98
θ9	50.6	72.3	77.3	82.3	58.4	63.4	68.4	99.97
<i>θ</i> 10	56.3	78.1	83.1	88.1	48.6	55.6	62.6	99.98
θ 11	61.9	83.2	88.2	93.2	40.1	47.1	54.1	99.99
θ 12	67.5	87.4	92.4	97.4	31.3	38.3	45.3	100.02
<i>θ</i> 13	73.1	90.7	95.7	100.7	22.1	29.1	36.1	100.02
θ 14	78.8	93.2	98.1	103	12.4	19.5	26.5	100
<i>θ</i> 15	84.4	_	100	_	2.5	9.8	17.0	100.48
<i>θ</i> 16	90	-	100	-	-	0	-	100

**Remark** These data do not indicate guaranteed values.

### PIN CONFIGURATION



7



### PIN FUNCTION

Package: 38-pin plastic shrink SOP

Pin	Pin name	Pin function	
1	LGND	Control circuit GND pin	
2	Cosc	Chopping capacitor connection pin	
3	FILA	lpha 1 ch filter capacitor connection pin	
4	FILB	lpha 2 ch filter capacitor connection pin	
5	FILc	eta 1 ch filter capacitor connection pin	
6	FIL□	$\beta$ 2 ch filter capacitor connection pin	
7	V <sub>REF</sub>	Reference voltage input pin (250 mV typ) <sup>Note 1</sup>	
8	V <sub>DD</sub>	Control circuit supply voltage input pin	
9	Vмз	Output circuit supply voltage input pin	
10	D <sub>2</sub>	$\beta$ 2 ch output pin	
11	FB□	$\beta$ 2 ch sense resistor connection pin	
12	D <sub>1</sub>	$\beta$ 2 ch output pin	
13	V <sub>M4</sub>	Output circuit supply voltage input pin	
14	C <sub>2</sub>	$\beta$ 1 ch output pin	
15	FBc	$\beta$ 1 ch sense resistor connection pin	
16	C <sub>1</sub>	$\beta$ 1 ch ouptut pin	
17	EXP0	External extension pin (open drain)	
18	EXP1	External extension pin (open drain)	
19	V <sub>REFsel</sub>	Reference voltage select pin <sup>Note 1</sup>	
20	PGND	Output circuit GND pin	
21	EXT α	lpha ch logic circuit monitor pin	
22	EXT $\beta$	eta ch logic circuit monitor pin	
23	V <sub>M1</sub>	Output circuit supply voltage input pin	
24	<b>A</b> 1	lpha 1 ch output pin	
25	FBA	lpha 1 ch sense resistor connection pin	
26	A <sub>2</sub>	lpha 1 ch output pin	
27	V <sub>M2</sub>	Output circuit supply voltage input pin	
28	B <sub>1</sub>	lpha 2 ch output pin	
29	FB₃	lpha 2 ch sense resistor connection pin	
30	B <sub>2</sub>	lpha 2 ch output pin	
31	$\overline{V_D}$	Video sync signal input pin <sup>Note 2</sup>	
32	VD	Video sync signal input pin Note 2	
33	LATCH	LATCH signal input pin	
34	SDATA	Serial data input pin	
35	SCLK	Serial clock input pin (4.5 MHz typ)	
36	OSCIN	Original oscillation input pin (4.5 MHz typ)	
37	OSCout	Original oscillation output pin	
38	RESET	Reset signal input pin	

**Remark** Plural terminal (V<sub>M</sub>) is not only 1 terminal and connect all terminals.

Notes 1. A standard voltage to use is chosen.

VREFsel: High level using external input VREF

VREFsel: Low level using internal reference voltage (VREF pin fixed GND level)

2. Input the video sync singnal to  $V_D$  pin or  $\overline{V_D}$  pin. A free terminal is to do the following treatment.

When input  $V_D$ :  $\overline{V_D}$  pin connect to  $V_{DD}$  pin. When input  $\overline{V_D}$ :  $V_D$  pin connect to GND pin.

Data Sheet S14188EJ1V0DS00





# I/O PIN EQUIVALENT CIRCUIT

Pin name	Equivalent circuit	Pin name	Equivalent circuit
VD VD LATCH SDATA SCLK OSCIN RESET VREFSEI	PAD O W	VREF	PAD OVEFSel
ΟSCουτ ΕΧΤ <sub>α</sub> ΕΧΤ <sub>β</sub>	PAD O	EXP0 EXP1	PAD O MINING THE PAD O
FILA FILB FILC FILD	PAD O Buffer		
A <sub>1</sub> , A <sub>2</sub> B <sub>1</sub> , B <sub>2</sub> C <sub>1</sub> , C <sub>2</sub> D <sub>1</sub> , D <sub>2</sub>		Parasitic diod	es m

Remark Plural terminal (V<sub>M</sub>) is not only 1 terminal and connect all terminals.

### $\overline{V_D}$ EXP0 EXP1 **OSCIN** OSCOUT $V_D$ **SCLK** SDATA LATCH VREFsel $V_{\mathsf{REF}}$ 17 18 36 37 32 31 35 34 33 19 RESET ( 38 VDD O 8 Vref 250 mV × 2 V<sub>M1</sub> () 23 select B.G.R SERIAL-PARARELLE DECODER V<sub>M2</sub> $\bigcirc$ 27 V<sub>M3</sub> $\bigcirc$ 9 **PULSE GENERATER EXTOUT SELECTOR** 1/N V<sub>M4</sub> $\bigcirc$ 13 21 EXT $\alpha$ CURRENT SET α CURRENT SET $\beta$ Cosc ( OSC \_\_\_\_\_\_ EXTβ FILTER FILTER FILTER FILTER LGND () 1 H BRIDGE PGND O 20 **H BRIDGE H BRIDGE H BRIDGE** $\beta$ 2ch $\alpha$ 2ch $\beta$ 1ch $\alpha$ 1ch 3 5 12 26 28 15 16 14 10 25 24 30 $\mathsf{FB}_\mathsf{A}$ A<sub>2</sub> FIL<sub>A</sub> FΒ<sub>B</sub> B<sub>2</sub> FIL<sub>B</sub> FBc C<sub>2</sub> FILc D<sub>2</sub> FIL<sub>D</sub> Вı $C_1$ FB⊳ $D_1$






- **Notes 1.** ENABLE is set at the falling edge of FF1 when the level changes from low to high, and at the falling edge of FF2 when the level changes from high to low.
  - 2. FF7 is an output signal that is used to check for the presence or absence of a pulse in the serial data, is updated at the falling edge of LATCH and reset once at the rising edge of LATCH. If CHECK SUM is other than "00h", FF7 goes low, inhibiting pulse output, even if a pulse is generated.
  - 3. CHECK SUM output is updated at the falling edge of LATCH.



## TIMING CHART (2)



Remarks 1. The current value of the actual wave is approximated to the value shown on the page 5.

CCW

**2.** The C1, C2, D1, and D2 pins of  $\beta$  channel correspond to the A1, A2, B1, and B2 pins of  $\alpha$  channel.

CW

CCW

- 3. The CW mode is set if the D6 bit of the fifth and ninth bytes of the data is "0".
- 4. The CCW mode is set if the D6 bit of the fifth and ninth bytes of the data is "1".

12


H bridge


2ch output


CW





### STANDARD CHARACTERISTICS CURVES































## I/F CIRCUIT DATA CONFIGURATION (fclk = 4.5 MHz EXTERNAL CLOCK INPUT)

Input data consists of serial data (8 bits  $\times$  13 bytes). Input serial data with the LSB first, from the first byte to 13th byte.

### [1st byte]

Bit	Data	Function	Setting
D7	8 bit data	First point	First point wait
D6	input <sup>Note</sup>	wait	227.6 μs to 58.03 ms
D5			Setting
D4			(1 to 255)
D3			$\Delta t = 227.6 \ \mu s$
D2			
D1			
D0			

Note Input other than "0"

### [3rd byte]

Bit	Data	Function	Setting
D7	1 or 0	EXP1	Z/L <sup>Note 1</sup>
D6	1 or 0	EXP0	Z/L <sup>Note 1</sup>
D5	6 bit data	Chopping	Chopping
D4	input	frequency	frequency 35.71 kHz to
D3			225 kHz
D2			Setting
D1			(8 to 48) <sup>Note 2</sup>
D0			

Notes 1. Z: High impedance/L: low level

0 to 7 input: PWM and pulse out nothing
 49 to 63 input: 225 kHz fixed
 Refer to 4 page

### [2nd byte]

Bit	Data	Function	Setting
D7	8 bit data	First point	First point
D6	input <sup>Note</sup>	magnetize wait	magnetize wait
D5		wait	waiι 227.6 <i>μ</i> s to
D4			58.03 ms
D3			Setting (1 to 255)
D2			$\Delta t = 227.6 \ \mu s$
D1			
D0			

Note Input other than "0"

### [4th byte]

Bit	Data	Function	Setting
D7	1 or 0	Power save	OFF/ON <sup>Note 1</sup>
Bit	Data	EXT $\alpha$ Output	EXT $\beta$ Output
D6	Note 5	Enable <sup>Note 2</sup>	Enable <sup>Note 2</sup>
D5	Note 5	Rotation <sup>Note 3</sup>	Rotation <sup>Note 3</sup>
D4	Note 5	Pulse out	Pulse out
D3	Note 5	FF7	FF7
D2	Note 5	FF3	FF3
D1	Note 5	Checksum <sup>Note 4</sup>	FF2
D0	Note 5	Chopping	FF1

Notes 1. Data "1": Normal/Data "0": Power save

2. High: Conducts/Low: Stops

3. High: Reverse (CCW)/Low: Forward (CW)

4. High: Normal data/Low: Error data

5. Select one of D0 to D6 and input "1".
If two or more of D0 to D6 are selected, they are positively ORed for output.



## [5th byte]

Bit	Data	Function	Setting	
D7	1 or 0	Enable $\alpha$	lpha ch ON/OFF	
D6	1 or 0	Rotation $\alpha$	lpha ch CCW/CW	
D5	0	Not use	Not use	
D4	5 bit data	lpha channel	lpha channel	
D3	input	Current set	Current set <sup>Note</sup> EVR: 50 to	
D2			250 mV	
D1			Setting	
D0			(11 to 31)	

**Note** Fixed to 50 mV if 0 to 10 input. Refer to 4 page.

# [6th byte]

Bit	Data	Function	Setting
D7	8 bit data	lpha channel	lpha channel
D6	input	Pulse Number	Number of
D5		Number	pulse in 1 V  0 to 1020
D4			pulses
D3			Setting (0 to 255)
D2			Δn = 4
D1			pulses <sup>Note</sup>
D0			

**Note** Output pulse is nothing if data input 256, 512, and 768.

## [7th byte]

Bit	Data	Function	Setting
D7	16 bti data	lpha channel	lpha channel
D6	low-order	Pulse Cycle	Pulse cycle
D5	8 bit data input		14.563 ms
D4	·		Setting (1 to
D3			65535) ∆t = 222 ns
D2			At = 222 110
D1			
D0			

## [8th byte]

Bit	Data	Function	Setting
D7	16 bit data	lpha channel	lpha channel
D6	High-order 8 bit data	Pulse Cycle	Pulse cycle 222 ns to
D5	input		14.563 ms
D4			Setting (1 to
D3			65535) ∆t = 222 ns
D2			
D1			
D0			

Note D0 bit of 7th byte is LSB, and D7 bit of 8th byte is MSB.

## [9th byte]

Bit	Data	Function	Setting	
D7	1 or 0	Enable $\beta$	eta ch ON/OFF	
D6	1 or 0	Rotation $\beta$	$\beta$ ch CCW/CW	
D5	0	Not use	Not use	
D4	5 bit data	eta channel	eta channel	
D3	input	Current set	Current set <sup>Note</sup> EVR: 50 to	
D2			250 mV	
D1			Setting (11 to	
D0			31)	

**Note** Fixed to 50 mV if 0 to 10 input. Refer to 4 page.

# [10th byte]

Bit	Data	Function	Setting
D7	8 bit data	eta channel	eta channel
D6	input	Pulse Number	Number of
D5		Number	pulse in 1 V <sub>D</sub> 0 to 1020
D4			pulses
D3			Setting (0 to 255)
D2			$\Delta n = 4$
D1			pulses <sup>Note</sup>
D0			

**Note** Output pulse is nothing if data input 256, 512, and 768.



# [11th byte]

Bit	Data	Function	Setting
D7	16 bit data	eta channel	$\beta$ channel
D6	low-order 8 bit data	Pulse Cycle	Pulse cycle 222 ns to
D5	input		14.563 ms
D4			Setting (1 to
D3			65535) ∆t = 222 ns
D2			At - LLL 110
D1			
D0			

# [12th byte]

Bit	Data	Function	Setting
D7	16 bit data	eta channel	eta channel
D6	high-order 8 bit data	Pulse Cycle	Pulse cycle 222 ns to
D5	input		14.563 ms
D4	·		Setting (1 to
D3			65535) ∆t = 222 ns
D2			∆t = 222 110
D1			
D0			

Note D0 bit of 11th byte is LSB, and D7 bit of 12th byte is MSB.

# [13th byte]

Bit	Data	Function	Setting
D7	8 bit data	Checksum	Checksum <sup>Note</sup>
D6	input		
D5			
D4			
D3			
D2			
D1			
D0			

**Note** Data is input so that the sum of the first through the 13th bytes is 00h.



### **DATA CONFIGURATION**

Input data is composed of the serial data on 8 bits  $\times$  13 bytes. Input serial data with the LSB first, i.e., starting from the D0 bit (LSB) of the first byte. Therefore, the D7 bit of the 13th byte is the most significant bit (MSB).

The establishment of the delay time to the output from the power supply injection, chopping frequency, output current, number of pulse, pulse cycle, and so on are possible with this product.

The  $\mu$ PD16879 has an EXT pin for monitoring the internal operations, the parameter to be monitored can be selected by serial data.

The  $\mu$ PD16879 built in power save function. If set power save mode, consumption current decreased to about 1/10.

Input serial data during first point wait time (FF1: high level).

This product uses separated external reference clock (fclk). If they don't input fclk, this product can't operate normally.

The establishment value which shows it in this document is at the time of  $f_{CLK} = 4.5$  MHz. Please be careful because establishment value is different in the case of one except for  $f_{CLK} = 4.5$  MHz.

### **Detail of Data Configuration**

Ho to input serial data is below.

### [1st byte]

The 1st byte specifies the delay between data being read and data being output. This delay is called the first point wait time, and the motor can be driven from that point at which the first point wait time is "0". This time is counted at the rising edge of  $V_D$  (or falling edge of  $\overline{V_D}$ ). The first point wait time can be set to 58.03 ms (when a 4.5 MHz clock input) and can be fine-tuned by means of 8-bit division (227.6  $\mu$ s step: with 4.5 MHz clock).

Always input data other than "0" to this byte because the first point wait time is necessary for latching data. If "0" is input to this byte, data cannot be updated. Transfer serial data during the first point wait time.

Table 3. 1st Byte Data Configuration

Data 0 or 1	Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data   Oth   Oth   Oth   Oth   Oth   Oth	Data	0 or 1							

MSB LSB

Data	First point wait
00000000	Prohibition
00001001	About 2.05 ms
11111111	About 58.03 ms
n	N × 1024/4.5 MHz



### [2nd byte]

The 2nd byte specifies the delay between the first point wait time being cleared and the output pulse being generated. This time called the first point magnetize wait time, and the output pulse is generated from the point at which the start up wait time. The first point magnetize wait time is counted at the falling edge of the first point wait time. The first point magnetize wait time can be set to  $58.03 \, \text{ms}$  (when a  $4.5 \, \text{MHz}$  clock input) and can be fine-tuned by means of 8-bit division ( $227.6 \, \mu \text{s}$  step: with  $4.5 \, \text{MHz}$  clock).

Always input data other than "0" to this byte because the first point magnetize wait time is necessary for latching data. If "0" is input to this byte, data cannot be updated.

Table 4. 2nd Byte Data Configuration

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							

MSB LSB

Data	First point wait		
00000000	Prohibition		
00101001	About 9.33 ms		
11111111	About 58.03 ms		
n	N × 1024/4.5 MHz		


### [3rd byte]

The 3rd byte sets the chopping frequency and external extension pins (EXP0, EXP1).

The chopping frequency sets by bits D0 to D5.

The EXP pins goes low (current sink) when the input data is "0", and high (high-impedance state) when the input data is "1". Pull this pin up to V<sub>DD</sub> for use.

Table 5. 3rd Byte Data Configuration




The chopping frequency is set to 0 kHz and to a value in the range of 35.71 kHz to 225 kHz (4.5 MHz clock input). Refer to table 1 (4 page).

### [4th byte]

The 4th byte selects a parameter to be output EXT  $\alpha$  and EXT  $\beta$  pins (logic operation monitor pin). And, power save mode sets too.

Table 6. 4th Byte Data Configuration





The test parameter is selected by bits D0 to D6. There are two EXT pins. EXT  $\alpha$  indicates the operating status of  $\alpha$  channel, and EXT  $\beta$  indicates that of  $\beta$  channel. The relationship between each bit and each EXT pin is as shown in Table 7.

Table 7. Output Data of Test Parameter

Bit	Data	EXT α	EXT β
D6	0 or 1	Enable $\alpha$	Enable $\beta$
D5	0 or 1	Rotation $\alpha$	Rotation $\beta$
D4	0 or 1	Pulseout $\alpha$	Pulseout β
D3	0 or 1	FF7 α	FF7 <i>β</i>
D2	0 or 1	FF3 α	FF3 <i>β</i>
D1	0 or 1	Checksum	FF2
D0	0 or 1	Chopping	FF1

If two or more signals that output signals to EXT  $\alpha$  and EXT  $\beta$  are selected, they are positively ORed for output.

The meanings of the symbols listed in Table 7 are as follows:

Enable : Output setting (High level: Conducts/Low level: Stops)

Rotation : Rotation setting (High level: Reverse (CCW)/Low level: Forward (CW))

Pulse out : Output pulse signal

FF7 : Presence/absence of pulse in LATCH cycle (Outputs H level if output pulse information exists in

serial data.)

FF3 : Pulse gate (output while pulse exists)

FF2 : Outputs high level during first point wait time + first point magnetize wait time

FF1 : Outputs high level during first point wait time

Checksum: Checksum output (High level: when normal data is transmitted/Low level: when abnormal data is

transmitted)

Chopping: Chopping wave output

Power save mode sets by D7 bit.

D7 bit data is "1": Normal mode

D7 bit data in "0": Power save mode


When power save mode is selected, circuit consumption current can be reduced. Detail of power save function is refer to "About Power Save Mode (25 page)".

### [5th byte]

The 5th byte sets the enable, rotation, and output current of  $\alpha$  channel.

The enable sets by bit D7, the rotation sets by bit D6, and the output current sets by bits D0 to D4. Bit D5 is fixed "0". Bit D5 isn't use.

Table 8. 5th Byte Data Configuration ( $\alpha$  channel data)





Enable sets by D7 bit.

D7 bit data is "0": Output high impedance (but, internal counter increase)

D7 bit data is "1": Output conducts

Rotation sets by D6 bit.

D6 bit data is "0": Forward turn (CW mode)
D6 bit data is "1": Reverse turn (CCW mode)

Output current sets by D0 to D4 bits.

The 250 mV (typical) voltage input from external source or internal reference voltage is internally doubled and input to a 5-bit D/A converter. By dividing this voltage by 5-bit data, a current setting reference voltage can be set inside the IC within the range of 100 to 500 mV, in units of 20 mV. If external source is used, the VREFsel pin connects VDD pin. If internal reference voltage is used, the VREFsel pin and VREF pin connect GND pin. The 64 steps micro-step (setting reference voltage is maximum) control is possible.

Table 9. Output Current Setting Reference Voltage Data ( $\alpha$  channel data)

EVR setting	D4	D3	D2	D1	D0	FIL pin voltage	EVR setting	D4	D3	D2	D1	D0	FIL pin voltage
50 mV	0	1	0	1	1	100 mV	160 mV	1	0	1	1	0	320 mV
60 mV	0	1	1	0	0	120 mV	170 mV	1	0	1	1	1	340 mV
70 mV	0	1	1	0	1	140 mV	180 mV	1	1	0	0	0	360 mV
80 mV	0	1	1	1	0	160 mV	190 mV	1	1	0	0	1	380 mV
90 mV	0	1	1	1	1	180 mV	200 mV	1	1	0	1	0	400 mV
100 mV	1	0	0	0	0	200 mV	210 mV	1	1	0	1	1	420 mV
110 mV	1	0	0	0	1	220 mV	220 mV	1	1	1	0	0	440 mV
120 mV	1	0	0	1	0	240 mV	230 mV	1	1	1	0	1	460 mV
130 mV	1	0	0	1	1	260 mV	240 mV	1	1	1	1	0	480 mV
140 mV	1	0	1	0	0	280 mV	250 mV	1	1	1	1	1	500 mV
150 mV	1	0	1	0	1	300 mV							

**Remark** If D0 to D4 bits input "00000" to "01010", EVR value fixed 50 mV (FIL pin voltage fixed 100 mV). FIL pin (peak voltage) is output about double of EVR setting value.

### [6th byte]

The 6th byte sets pulse number during  $1V_D$  period of  $\alpha$  channel. The pulse number setting 1020 pulses maximum. It is set by eight bits in terms of software. However, the actual circuit uses 10-bit counter with the low-order two bits fixed to "0". Therefore, the number of pulses that is actually generated during fall edge of the first point wait time + first point magnetize wait time (FF2) cycle is the number of pulses input x 4. The number of pulses can be set in a range of 0 to 1020 and in units of four pulses.

Table 10. 6th Byte Data Configuration ( $\alpha$  channel data)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							

MSB LSB

Data	Pulse number/V <sub>D</sub>
00000000	0
0000001	4
11111111	1020
n	$n \times 4$



### [7th, 8th byte]

The 7th byte and 8th byte set the pulse cycle of the  $\alpha$  channel.

The pulse cycle is specified using 16 bits: bits D0 (least significant bit) to D7 of the 7th byte, and bits D0 to D7 (most significant bit) of the 8th byte. The pulse cycle can be set to a value in the range of 222 ns to 14.563 ms in units of 222 ns (with a 4.5 MHz clock).

Table 11 (A). 7th Byte Data Configuration ( $\alpha$  channel data)




Table 11 (B). 8th Byte Data Configuration ( $\alpha$  channel data)


Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							
MSB-								

### [9th byte]

The 9th byte sets the enable, rotation, and output current of  $\beta$  channel.

The enable sets by bit D7, the rotation sets by bit D6, and the output current sets by bits D0 to D4. Bit D5 is fixed "0". Bit D5 isn't use.

Table 12. 9th Byte Data Configuration ( $\beta$  channel data)



Enable sets by D7 bit.

D7 bit data is "0": Output high impedance (but, internal counter increase)

D7 bit data is "1": Output conducts

Rotation sets by D6 bit.

D6 bit data is "0": Forward turn (CW mode)
D6 bit data is "1": Reverse turn (CCw mode)

Output current sets by D0 to D4 bits.

The 250 mV (typical) voltage input from external source or internal reference voltage is internally doubled and input to a 5-bit D/A converter. By dividing this voltage by 5-bit data, a current setting reference voltage can be set inside the IC within the range of 100 to 500 mV, in units of 20 mV. If external source is used, the VREFsel pin connects VDD pin. If internal reference voltage is used, the VREFsel pin and VREF pin connect GND pin. The 64 steps micro-step (setting reference voltage is maximum) control is possible.



Table 13. Output Current Setting Reference Voltage Data ( $\beta$  channel data)

EVR setting	D4	D3	D2	D1	D0	FIL pin voltage	EVR setting	D4	D3	D2	D1	D0	FIL pin voltage
50 mV	0	1	0	1	1	100 mV	160 mV	1	0	1	1	0	320 mV
60 mV	0	1	1	0	0	120 mV	170 mV	1	0	1	1	1	340 mV
70 mV	0	1	1	0	1	140 mV	180 mV	1	1	0	0	0	360 mV
80 mV	0	1	1	1	0	160 mV	190 mV	1	1	0	0	1	380 mV
90 mV	0	1	1	1	1	180 mV	200 mV	1	1	0	1	0	400 mV
100 mV	1	0	0	0	0	200 mV	210 mV	1	1	0	1	1	420 mV
110 mV	1	0	0	0	1	220 mV	220 mV	1	1	1	0	0	440 mV
120 mV	1	0	0	1	0	240 mV	230 mV	1	1	1	0	1	460 mV
130 mV	1	0	0	1	1	260 mV	240 mV	1	1	1	1	0	480 mV
140 mV	1	0	1	0	0	280 mV	250 mV	1	1	1	1	1	500 mV
150 mV	1	0	1	0	1	300 mV							

**Remark** If D0 to D4 bits input "00000" to "01010", EVR value fixed 50 mV (FIL pin voltage fixed 100 mV). FIL pin (peak voltage) is output about double of EVR setting value.

### [10th byte]

The 10th byte sets pulse number during  $1V_D$  period of  $\beta$  channel. The pulse number setting 1020 pulses maximum. It is set by eight bits in terms of software. However, the actual circuit uses 10-bit counter with the low-order two bits fixed to "0". Therefore, the number of pulses that is actually generated during fall edge of the first point wait time + first point magnetize wait time (FF2) cycle is the number of pulses input  $\times$  4. The number of pulses can be set in a range of 0 to 1020 and in units of four pulses.

Table 14. 10th Byte Data Configuration ( $\beta$  channel data)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							

MSB LSB

Data	Pulse number/V <sub>D</sub>
00000000	0
00101001	164
11111111	1020
n	$n \times 4$



### [11th, 12th byte]

The 11th byte and 12th byte set the pulse cycle of the  $\beta$  channel.

The pulse cycle is specified using 16 bits: bits D0 (least significant bit) to D7 of the 7th byte, and bits D0 to D7 (most significant bit) of the 8th byte. The pulse cycle can be set to a value in the range of 222 ns to 14.563 ms in units of 222 ns (with a 4.5 MHz clock).

Table 15 (A). 11th Byte Data Configuration ( $\beta$  channel data)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							
								•

Table 15 (B). 12th Byte Data Configuration (β channel data)

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Data	0 or 1							
MSB-								

### [13th byte]

The 13th byte is checksum data.

Please input the data that sum of the 1st byte to 13th byte is "0".

When the sum is "0", the stepping operation continued. If the sum is not "0" because data transmission is abnormal, the stepping operation is inhibited and EXT pin (at the Checksum selecting) is held at low level.



### **About Power Save Mode**

It is possible that circuit electric current is made small in the power saving (the following PS) mode.

Data maintenance just before the PS mode and the maintenance of the phase position are done in the PS mode. Circuit consumption current in the PS mode becomes 300  $\mu$ A (MAX.) at the time of the outside clock (OSC<sub>IN</sub>) = 4.5 MHz, and becomes 100  $\mu$ A (MAX.) at the time of the outside clock (OSC<sub>IN</sub>) stopped. It can be reduced in less than 1/10 in normal mode.

### (How to be within PS mode)

 $\downarrow$ 

 $\downarrow$ 

The establishment of the PS mode is done by a D7 bits of the 4th byte.

Please follow the following process when it is within PS mode.

- (1) Normal operation (Pulse number > 1, enable: conducts)
- (2-1) Normal operation (Pulse number = 0, enable: conducts)
- (2-2) Normal operation (Pulse number = 0, enable: stops)
- (3) Please input PS data.

### (Effective timing of PS mode)

- Chopping movement stops at the LATCH falling timing which PS data are contained to.
- First point wait count and first point magnetize wait count stop at the next V<sub>D</sub> rising timing which PS data are contained to. FF1 is fixed on the high level, and FF2 is fixed on low level.
- Enable becomes low level at the LATCH falling timing which PS data are contained to.
- And, the outside expansion circuit (EXP terminal) works at the time of PS mode too.

### (PS mode release movement)

- Chopping movement resumes at the LATCH falling timing which PS release data are contained to.
- First point wait count and first point magnetize wait count resume at the next Vp rising timing which PS release data are contained to.
- Enalbe becomes high level at the first FF1 falling timing which PS release data are contained to. (When enable data is high level)

Data Sheet S14188EJ1V0DS00



# **Data Update Timing**

The serial data of this product is set and update at the following timing.


Table 16. Update Timing of The Data (1)

Data	Data set	Update timing		
First point wait time	LATCH falling edge	Next $V_D$ rising edge or, next $\overline{V_D}$ falling edge		
First point magnetize wait time	LATCH falling edge	FF1 falling edge		
EXP	LATCH falling edge	LATCH falling edge		
Chopping	LATCH falling edge	LATCH falling edge		
Power save	LATCH falling edge	Refer to 25 page		

The timing at which data is to be update differ, as shown in Table 17, depending on the enable status.

Table 17. Update Timing of The Data (2)

Change of enable	1 → 1	0 → 1	1 → 0	0 → 0
Pulse cycle	FF2 ↓	FF2 ↓	FF2 ↓	-
Pulse number	FF2 ↓	FF2 ↓	FF2 ↓	_
Rotation	FF2 ↓	FF2 ↓	FF2 ↓	-
Enable	FF2 ↓	FF1 ↓	FF2 ↓	-
EVR	LATCH ↓	LATCH ↓	LATCH ↓	-





### Initialization

The IC operation can be initialized as follows:

- (1) Turns ON VDD.
- (2) Make RESET input low level signal.

In initial mode, the operating status of the IC is as shown in Table 18.

Table 18. Operations in Initial Mode

Item	Specification	
Current consumption	100 μΑ	
OSC	Input of external clock is inhibited.	
$V_D, \overline{V_D}$	Input inhibited.	
FF1 to FF7	Low level	
Pulse out	Low level	
EXP0, EXP1	Low level in the case of (1) above. Previous value is retained in the case of (2) above.	
Serial operation	Can be accessed after initialization in the case of (1) above.  Can be accessed after RESET has gone high level in the case of (2) above.	

Step pulse output is inhibited and FF7 is made low level if the following conditions are satisfied.

- (1) If the set number of pulses (6th/10th byte) is "0".
- (2) If the checksum value is other than "0".
- (3) If the first point wait time (FF1) is set to  $1V_D$  or longer.
- (4) If the first point wait time + first point magnetize wait time (FF2) is set to 1VD or longer.
- (5) If the first point wait time (FF1) is completed earlier than falling timing of LATCH.
- (6) If V<sub>D</sub> is not input.

Data Sheet S14188EJ1V0DS00 **27** 


### Hints on correct use

- (1) With this product, input the data for first point wait time and first point magnetize wait time. Because the serial data are set or updated by these wait times, if the first point wait time and first point magnetize wait time are not input, the data are not updated.
- (2) The first point wait time must be longer than LATCH.
- (3) If the falling of the FF2 is the same as the falling of the last output pulse, a count error occurs, and the IC may malfunction.
- (4) Transmit the serial data during the first point wait time (FF1). If it is input at any other time, the data may not be transmitted correctly.
- (5) If the LGND potential is undefined, the data may not be input correctly. Keep the LGND potential to the minimum level. It is recommended that LGND and PGND be divided for connection (single ground) to prevent the leakage of noise from the output circuit.




## **PACKAGE DRAWINGS**


# 38-PIN PLASTIC SSOP (7.62 mm (300))



detail of lead end F

-E





### NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	12.7±0.3
В	0.65 MAX.
С	0.65 (T.P.)
D	$0.37^{+0.05}_{-0.1}$
Е	0.125±0.075
F	1.675±0.125
G	1.55
Н	7.7±0.2
I	5.6±0.2
J	1.05±0.2
K	$0.2^{+0.1}_{-0.05}$
L	0.6±0.2
М	0.10
N	0.10
Р	3°+7°

P38GS-65-BGG-1



### RECOMMENDED SOLDERING CONDITIONS

Solder this product under the following recommended conditions.

For soldering methods and conditions other than those recommended, consult NEC.

For details of the recommended soldering conditions, refer to information document "Semiconductor Device Mounting Technology Manual".

Soldering Method	Soldering Conditions	Recommended Condition
Infrared reflow	Package peak temperature: 235°C, Time: 30 secs max. (210°C min.); Number of times: 3 times max.; Number of day: none; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt%, ax.) is recommended	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 secs max. (200°C min.); Number of times: 3 times max.; Number of day: none; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt%, ax.) is recommended.	VP15-00-3
Wave soldering	Package peak temperature: 260°C; Time: 10 secs max.; Preheating temperature: 120°C max; Number of times: once; Flux: Rosin-based flux with little chlorine content (chlorine: 0.2 Wt%, ax.) is recommended.	WS60-00-1

Caution Do not use two or more soldering methods in combination.

*μ*PD16879



### **NOTES FOR CMOS DEVICES -**

### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Data Sheet S14188EJ1V0DS00

- The information in this document is current as of May, 2000. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).