mos integrated circuit μ PD17132, 17132(A)

SMALL GENERAL-PURPOSE 4 BIT SINGLE-CHIP MICROCONTROLLER

The μ PD17132 and μ PD17132(A) are 4-bit single-chip microcontrollers containing a timer, power-on/power-down reset circuit, serial interface, and comparator.

For the CPU, the μ PD17132 and μ PD17132(A) employ a 17K architecture using general registers. The new architecture allows operations to be performed directly on data memory, without involving accumulators as conventionally done. In addition, each instruction is 16 bits (one word) long, allowing programming to be done efficiently.

The μ PD17P132, a one-time PROM product, is available for evaluation of the μ PD17132 and μ PD17132(A). The μ PD17P132 is available for small-scale production of general electronic equipment.

The following user's manual completely describes the functions of the μ PD17132 and μ PD17132(A). Be sure to read it before designing an application system.

µPD17120 Sub-Series User's Manual: IEU-1367

FEATURES

NEC

•	17K architecture:	General registers, 16-bit instructions
•	Program memory (ROM):	2K bytes (1024 \times 16 bits)
•	Data memory (RAM):	111×4 bits
٠	Instruction execution time:	8 μ s (when fcc = 2 MHz with RC ^{Note} oscillation)
•	External interrupt:	1 line (INT pin, with sensor input)
•	Comparator input:	4 channels (Also usable as a 4-bit A/D converter by software)
•	Timer function:	1 channel
•	3-wire serial interface:	1 channel
•	Input/output pins:	19 pins (including one sensor input pin)
•	Power-on/power-down reset function	
•	Supply voltage:	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$

Note The capacitor used for RC oscillation is contained in the μ PD17132.

APPLICATIONS

μPD17132:	Controlling electric appliances such as electric fans
μPD17132(A):	Electric units for automobiles and suchlike

The only difference between the μ PD17132 and μ PD17132(A) is the quality grade. Unless otherwise specified, the description of the μ PD17132 applies to the μ PD17132(A).

The information in this document is subject to change without notice.

ORDERING INFORMATION

Part number	Package	Quality grade
μ PD17132CS-XXX	24-pin plastic shrink DIP (300 mil)	Standard
μ PD17132GT-XXX	24-pin plastic SOP (375 mil)	Standard
μ PD17132CS(A)- \times \times	24-pin plastic shrink DIP (300 mil)	Special
μ PD17132GT(A)-×××	24-pin plastic SOP (375 mil)	Special

Remark ××× indicates the ROM code.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

CHARACTERISTICS

Item	Description						
ROM capacity	bytes (1024 $ imes$ 16 bits)						
RAM capacity	< 4 bits (The stack is separated from memory.)						
Stack	5 address stacks, 1 interrupt stack						
Number of input/output ports	 19 { • 18 input/output ports • 1 input port for sensing an interrupt (INT pin^{Note}) 						
Timer	nnel (8-bit timer)						
Serial interface	1 channel (3-wire type)						
Interrupt	 1 external interrupt (INT) 2 internal interrupts Serial interface (SIO) 1 external interrupts 2 betection of the rising edge, falling edge, or both edges can be selected. Timer (TM) Serial interface (SIO) 						
Comparator	uilt-in comparator compares signals with the external V _{ref} pin signal. Iso usable as a 4-bit A/D converter using 15 internal reference voltage levels 1/16 to 15/16V _{DD}).						
Execution time of an instruc- tion	s (when fcc = 2 MHz with RC oscillation)						
Standby function	STOP, HALT						
Power-on/power-down reset circuit	Built-in (Can be used in an application circuit where V_{DD} is 5 V ±10 %)						
Operating power voltage	$V_{DD} = 2.7$ to 5.5 V $V_{DD} = 4.5$ to 5.5 V (when the power-on/power-down reset functions are used)						
Package	 24-pin plastic shrink DIP (300 mil) 24-pin plastic SOP (375 mil) 						
One-time PROM product	µPD17P132 (The quality grade is "Standard.")						

^

Note The INT pin can be used as an input pin (sensor input) when the external interrupt function is not used. The status of the pin is read with the INT flag of the control register, not with the port register.

Caution Although a PROM product is highly compatible with a masked ROM product in respect of functions, they differ in internal ROM circuits and part of electrical characteristics. Before changing the PROM product to the masked ROM product in an application system, evaluate the system carefully using the masked ROM product.

 \star

CONTENTS

1.	PIN CONFIGURATION (TOP VIEW)	6
2.	BLOCK DIAGRAM	7
3.	PINS	8
	3.1 PIN FUNCTIONS	8
	3.2 PIN EQUIVALENT CIRCUIT	9
	3.3 HANDLING UNUSED PINS	11
	3.4 NOTES ON USE OF THE RESET AND INT PINS	12
4.	PROGRAM MEMORY (ROM)	13
	4.1 PROGRAM MEMORY ORGANIZATION	13
5.	PROGRAM COUNTER (PC)	14
	5.1 PROGRAM COUNTER CONFIGURATION	14
	5.2 PROGRAM COUNTER OPERATION	14
6.	STACK	15
7.	DATA MEMORY (RAM)	16
	7.1 DATA MEMORY CONFIGURATION	16
8.	GENERAL REGISTER (GR)	17
	8.1 GENERAL REGISTER POINTER (RP)	17
9.	SYSTEM REGISTER (SYSREG)	18
	9.1 SYSTEM REGISTER CONFIGURATION	18
10.	REGISTER FILE (RF)	20
	10.1 REGISTER FILE CONFIGURATION	20
	10.2 FUNCTIONS OF THE REGISTER FILE	21
11.	DATA BUFFER (DBF)	22
	11.1 DATA BUFFER CONFIGURATION	22
	11.2 FUNCTIONS OF THE DATA BUFFER	23
12.	ALU BLOCK	24
	12.1 ALU BLOCK CONFIGURATION	24

 \star

 \star


 \star

13.	PORTS	26
	13.1 PORT 0A (P0A ₀ , P0A ₁ , P0A ₂ , P0A ₃)	26
	13.2 PORT 0B (P0B ₀ , P0B ₁ , P0B ₂ , P0B ₃)	26
	13.3 PORT 0C (P0Co/Cino, P0C1/Cin1, P0C2/Cin2, P0C3/Cin3)	26
	13.4 PORT 0D (P0D ₀ /SCK, P0D ₁ /SO, P0D ₂ /SI, P0D ₃ /TMOUT)	27
	13.5 PORT 0E (P0E ₀ , P0E ₁ /V _{ref})	28
	13.6 NOTES ON MANIPULATING PORT REGISTERS	30
14.	8-BIT TIMER COUNTER (TM)	31
	14.1 CONFIGURATION OF 8-BIT TIMER COUNTER	31
	14.2 OUTPUTTING A TIMER SIGNAL	32
15.	COMPARATOR	33
16.	SERIAL INTERFACE (SIO)	35
	16.1 FUNCTIONS OF THE SERIAL INTERFACE	35
	16.2 3-WIRE SERIAL INTERFACE OPERATION MODES	37
17.	INTERRUPT FUNCTIONS	39
	17.1 INTERRUPT SOURCE TYPES AND VECTOR ADDRESSES	39
	17.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT	40
18.	STANDBY FUNCTION	41
	18.1 OVERVIEW OF THE STANDBY FUNCTION	41
	18.2 HALT MODE	42
	18.3 STOP MODE	43
19.	RESET	44
	19.1 RESET FUNCTIONS	44
	19.2 RESETTING	45
	19.3 POWER-ON/POWER-DOWN RESET FUNCTION	46
20.	INSTRUCTION SET	51
	20.1 LEGEND	51
	20.2 LIST OF THE INSTRUCTION SET	52
	20.3 ASSEMBLER (AS17K) BUILT-IN MACRO INSTRUCTIONS	53
21.	ASSEMBLER RESERVED WORDS	54
	21.1 MASK OPTION PSEUDO INSTRUCTIONS	54
	21.2 RESERVED SYMBOLS	56
22.	ELECTRICAL CHARACTERISTICS	
	(FOR BOTH THE μPD17132 AND μPD17132(A))	62
23.	CHARACTERISTIC CURVES (FOR REFERENCE)	67

	24. PACKAGE DRAWINGS	71
*	25. COMPARISON OF FUNCTIONS OF μ PD17120 SUB-SERIES	75
	26. RECOMMENDED SOLDERING CONDITIONS	76
	APPENDIX DEVELOPMENT TOOLS	77


1. PIN CONFIGURATION (TOP VIEW)

24-pin plastic shrink DIP 24-pin plastic SOP μPD17132CS-××× μPD17132GT-××× μPD17132CS(A)-××× μPD17132GT(A)-×××



Cino-Cin3:	Comparator input	P0E0, P0E1:	Port 0E
GND:	Ground	RESET:	Reset input
INT:	External interrupt input	SCK:	Serial clock input/output
OSC ₀ , OSC ₁ :	System clock oscillation	SI:	Serial data input
P0A0-P0A3:	Port 0A	SO:	Serial data output
P0B0-P0B3:	Port 0B	TMOUT:	Timer output
P0C0-P0C3:	Port 0C	Vdd:	Power supply
P0D0-P0D3:	Port 0D	Vref:	External reference voltage input

2. BLOCK DIAGRAM



Remark The terms CMOS and N-ch in parentheses indicate the output form of the port. CMOS: CMOS push-pull output

N-ch: N-channel open-drain output (Each pin can contain pull-up resistor as specified using a mask option.)

3. PINS

3.1 PIN FUNCTIONS

9 - 12 P0Bo-P0Ba Port 0B CMOS push 9 - 12 P0Bo-P0Ba Port 0B 4-bit input/output port CMOS push 13 - 16 P0Ca/Cino- P0Ca/Cina Port 0C. Analog voltage is supplied to the comparator through these pins. Port 0Co-P0Ca CMOS push 13 - 16 P0Ca/Cina Port 0C. Analog voltage is supplied to the comparator through these pins. POCo-P0Ca CMOS push 17 INT External interrupt request or sensor signal - 18 P0Da/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output port N-ch open of output, and serial clock input/output 19 P0Di/SO SCK Serial data output SC 20 P0Da/SCI SI Serial data input SI 21 P0Da/TMOUT SI SI Serial data input 21 P0Da/TMOUT Timer output Timer output Timer output	n No.	Pin name	Function	Output	After reset
3 OSCo Resistor is connected from OSCo to OSC1. 4 RESET Reset input pin • Pull-up resistor incorporation specifiable by mask option - 5 - 8 P0Ao-POAs Port 0A • 4-bit input/output port • Input/output setting allowed in units of 1 bit CMOS push • 4-bit input/output setting allowed in units of 4 bits 13 - 16 POCs/Cino- POCs/Cina Port 0C. Analog voltage is supplied to the comparator through these pins. • POCo-POCs • 4-bit input/output setting allowed in units of 1 bit • Cino-Cina • Analog input for the comparator • Input/output setting allowed in units of 1 bit • Cino-Cina • Analog input for the comparator • Input/output setting allowed in units of 1 bit • Cino-Cina • Analog input for the comparator • Input/output setting allowed in units of 1 bit • PODo-PODD • 4-bit input/output port • Input/output setting allowed in units of 1 bit • POD-PODD • 4-bit input/output setting allowed in units of 1 bit • SCK • Serial clock input/output • POD-PODD • Serial data output • SO • Serial data output • SO • Serial data output • SO • Serial data output • Timer output • DOS: And POE: • 2-bit input/output port • Input/output port • DPOE-POEs • DPOE and POE: • DPOE and POE: • DPOE and POE: • DPOE and POE:	1	GND	Ground	_	-
9 Pull-up resistor incorporation specifiable by mask option CMOS push 5 - 8 POA ₀ -POA ₃ Port 0A CMOS push 9 - 12 POB ₀ -POB ₃ Port 0B CMOS push 13 - 16 POC_/Cino-POC_3/Cina Port 0C A-bit input/output setting allowed in units of 4 bits CMOS push 13 - 16 POC_/Cina-POC_3/Cina Port 0C A-bit input/output setting allowed in units of 4 bits CMOS push 13 - 16 POC_/Cina-POC_3/Cina Port 0C A-alog voltage is supplied to the comparator through these pins. P POC_3/Cina-POC_3 CMOS push 17 INT External interrupt request or sensor signal - 18 PODa/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open output, and serial clock input/output 19 POD_/SO - Serial data output - Si 20 POD_a/TMOUT • Serial data input • Si - 21 PODa/TMOUT • Si Serial data input - 22 POE ₆ POE and POE: • Serial data input N-ch open of through these pins. • POE ₆ and POE: • 2-bit input/output port • Si				_	-
9 - 12 POB₀-POB₃ Port OB CMOS pust • 4-bit input/output setting allowed in units of 1 bit 13 - 16 POC₀/Cin₀- POC₀/Cin₃ Port OC. Analog voltage is supplied to the comparator through these pins. • POC₀-POC₃ • 4-bit input/output setting allowed in units of 1 bit CMOS pust • POC₀-POC₃ • 4-bit input/output setting allowed in units of 1 bit 17 INT External interrupt request or sensor signal - 18 POD₀/SCK Pin for port OD, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 19 POD₀/SCK Pin for port OD, timer output, • SCK • Serial clock input/output SO • Serial clock input/output 20 POD₀/SCI SI • Serial data output • TimoUT SI • Serial data input • Timer output 21 POD₀/TMOUT Port OE. Reference voltage is supplied to the comparator through these pins. • POE₅ and POE₁ N-ch open of • POE₅ and POE₁ 22 POE₀ 23 POE₀ POF · Time output • Input/output port • Input/output port • Input/output setting allowed in units of 1 bit • POE₅ and POE₁ N-ch open of • POE₅ and POE₁ 23 POE₀ POE₀ · POE₁ · 2-bit input/output port • Input/output setting allowed in units of 1 bit • POE₅ and POE₁ 24 POE₀ · Input/output setting allowed in units of 1 bit • POE₅ and POE₁ · POE₅ and POE₁ 23 POE₀ · Input/output setting allowed in unit	4	RESET	Pull-up resistor incorporation specifiable by mask	_	Input
13 - 16 POCo/Cino- POCs/Cins Port OC. Analog voltage is supplied to the comparator through these pins. CMOS push 13 - 16 POCo/Cins Port OC. Analog voltage is supplied to the comparator through these pins. CMOS push 13 - 16 POCo/Cins POCo-POCo • 4-bit input/output port • Input/output setting allowed in units of 1 bit • Cino-Cins • Analog input for the comparator CMOS push 17 INT External interrupt request or sensor signal • Analog input for the comparator - 18 PODo/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 19 POD/SO • Sorial data output • 20 PODs/SI • Serial data output • 21 PODs/TMOUT • Serial data output • 21 PODs/TMOUT • Serial data input • 22 POEo POEo • • 23 POEo POEo • • 24 POEo • • • 23 POEo • • • • 24 POEo • • •	5 - 8	P0A0-P0A3	4-bit input/output port	CMOS push-pull	Input
POC3/Cin3 through these pins. • POCo-POC3 • POCo-POC3 • 4-bit input/output port • Input/output setting allowed in units of 1 bit 17 INT External interrupt request or sensor signal - 18 PODa/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 18 PODa/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 18 PODa/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 19 PODa/SO • Sorial clock input/output • Sorial clock input/output 20 PODa/SI • SI 21 PODa/TMOUT • Timer output 21 PODa/TMOUT • Timer output 22 POEo POE or OE. • Pofeo and POE1 23 POEo • Disput/output setting allowed in units of 1 bit • Pull-up resistor incorporation specifiable by mask option 23 POEo • Input/output port • Input/output setting allowed in units of 1 bit • Pull-up resistor incorporation specif	- 12	P0B ₀ -P0B ₃	4-bit input/output port	CMOS push-pull	Input
18 P0Da/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 18 P0Da/SCK Pin for port 0D, timer output, serial data input, serial data output, and serial clock input/output N-ch open of output, and serial clock input/output 9 P0Da-PDD3 • 4-bit input/output port • Input/output setting allowed in units of 1 bit PoDa-PDD3 19 P0D1/SO • SO • Serial clock input/output • SO • Serial clock input/output 20 P0D2/SI • SI • Serial data output • SO • Serial data output 21 P0Da/TMOUT • SI • Serial data input • Timer output • Timer output 22 P0E0 POT 0E. Reference voltage is supplied to the comparator through these pins. • POE0 and POE1 • 2-bit input/output setting allowed in units of 1 bit • POE0 and POE1 • 2-bit input/output setting allowed in units of 1 bit • PUI-up resistor incorporation specifiable by mask option • Vref 23 P0E1/Vref • Input of external reference voltage for the compa- • Input of external reference voltage for the compa-	3 - 16		 through these pins. P0C₀-P0C₃ 4-bit input/output port Input/output setting allowed in units of 1 bit Cin₀-Cin₃ 	CMOS push-pull	Input (P0C)
22 POE₀ 23 POE₀ 22 POE₀ 23 POE₀ 24 Poin/Vref 25 POE₀ 26 POE₀ 27 POE₀ 28 POE₀ 29 POE₀ 20 POD₂/SI 21 POD₃/TMOUT 21 POD₃/TMOUT 22 POE₀ 23 POE₀ 24 POE₀ 25 POE₀ 26 POE₀ 27 POE₀ 28 POE₀ 29 POE₀ 20 POE₀ 21 POD₃/TMOUT 22 POE₀ 23 POE₀ 24 POE₀ 25 POE₀ 26 POE₀ 27 POE₀ 28 POE₀ 29 POE₀ 20 POE₀ 21 POE₀ 22 POE₀ 23 POE₀	17	INT	External interrupt request or sensor signal	-	Input
 Serial data output Serial data output SI Serial data input TMOUT TMOUT Tomer output Port 0E. Reference voltage is supplied to the comparator through these pins. P0E₀ and P0E₁ 2-bit input/output port Input/output setting allowed in units of 1 bit Pull-up resistor incorporation specifiable by mask option V_{ref} Input of external reference voltage for the compa- 	18	P0D ₀ /SCK	 output, and serial clock input/output P0D₀-P0D₃ 4-bit input/output port Input/output setting allowed in units of 1 bit Pull-up resistor incorporation specifiable by mask option in units of 1 bit SCK 	N-ch open drain	Input (P0D)
21 P0D ₃ /TMOUT • Serial data input • TMOUT 21 P0D ₃ /TMOUT • TMOUT • Timer output 22 P0E ₀ Pot 0E. Reference voltage is supplied to the comparator through these pins. N-ch open of through these pins. 23 P0E ₀ • 2-bit input/output port • 2-bit input/output setting allowed in units of 1 bit • Pull-up resistor incorporation specifiable by mask option • V _{ref} • Input of external reference voltage for the compa-			Serial data output		
22 P0Eo • P0Eo and P0E1 23 P0E1/Vref • 2-bit input/output port • P0E1/Vref • Input/output setting allowed in units of 1 bit • Pull-up resistor incorporation specifiable by mask option • Vref • Input of external reference voltage for the compa-			Serial data input TMOUT		
rator			 through these pins. POE₀ and POE₁ 2-bit input/output port Input/output setting allowed in units of 1 bit Pull-up resistor incorporation specifiable by mask option V_{ref} 	N-ch open drain	Input (P0E)
24 V _{DD} Power supply –	24	Vdd		_	_

3.2 PIN EQUIVALENT CIRCUIT


Below are simplified diagrams of the input/output circuits for each pin.

(1) P0A, P0B



(5) P0E1/Vref


(6) INT



Output

Selec tor Å

latch



(2) P0C

Data

Output

disable


disable

Input



P-ch

N-ch




(3) P0D


Analog

input)

(Comparator




Input buffer



Schmit trigger input with hysteresis characteristics

NEC

(7) RESET



Schmit trigger input with hysteresis characteristics

* 3.3 HANDLING UNUSED PINS

Connect unused pins as follows:

power-down reset function is used)

rated.

		Dia	Recommended con	ditions and handling
		Pin	Internal	External
Port	Input	P0A, P0B, P0C		Connect to VDD or ground through
	mode	P0D, P0E	Pull-up resistors that can be specified with the mask option are not incorpo- rated.	resistors for each pin. ^{Note} 1
			Pull-up resistors that can be specified with the mask option are incorporated.	Connect to VDD or ground through resistors for each pin.Note 1 ied Leave open. ted. Leave open. the Connect directly to ground. ied Connect directly to VDD.
	Output mode	P0A, P0B, P0C (CMOS ports)	_	Leave open.
		P0D, P0E (N-ch open-drain port)	Outputs low level without pull-up resistors that can be specified with the mask option.	-
			Outputs low level with pull-up resistors that can be specified with the mask option.	
Exte	rnal inter	rupt (INT)Note 2	_	Connect directly to ground.
	ET Note 3	e built-in power-on/	Pull-up resistors that can be specified with the mask option are not incorpo-	Connect directly to VDD.

Pull-up resistors that can be specified with the mask option are incorporated.

Table 3-1 Handling Unused Pins

- **Notes 1.** When a pin is pulled up to V_{DD} (connected to V_{DD} through a resistor) or pulled down to ground (connected to ground through a resistor) outside the chip, take the driving capacity and maximum current consumption of a port into consideration. When using high-resistance pull-up or pull-down resistors, apply appropriate countermeasures to ensure that noise is not attracted by the resistors. Although the optimum pull-up or pull-down resistor varies with the application circuit, in general, a resistor of 10 to 100 kilohms is suitable.
 - 2. Since the INT pin is also used for setting the test mode, connect it directly to ground when the pin is not used.
 - 3. When designing an application circuit which requires high reliability, be sure to design a circuit to which an external RESET signal can be input. Since the RESET pin is also used for setting the test mode, connect it to VDD directly when not used.
- Caution To fix the I/O mode and output level of a pin, it is recommended that they should be specified repeatedly within a loop in a program.

3.4 NOTES ON USE OF THE RESET AND INT PINS


The RESET and INT pins have the test mode selecting function for testing the internal operation of the μ PD17132 (IC test), besides the functions shown in **Section 3.1**.

Applying a voltage exceeding V_{DD} to the $\overrightarrow{\text{RESET}}$ or INT pin causes the μ PD17132 to enter the test mode. When noise exceeding V_{DD} comes in during normal operation, the device is switched to the test mode.

For example, if the wiring from the $\overline{\text{RESET}}$ or INT pin is too long, noise may be induced on the wiring, causing this mode switching.

When installing the wiring, lay the wiring in such a way that noise is suppressed as much as possible. If noise yet arises, use an external part to suppress it as shown below.

Connect a diode with low VF between the pin
 Connect a capacitor between the pin and VDD.
 and VDD.



4. PROGRAM MEMORY (ROM)

The μ PD17132 is loaded with a 2K-byte (1024 \times 16 bit) mask ROM as program memory.

The program memory address is specified by the program counter.

Program memory stores the program and the constant data table. The reset start address and interrupt vector addresses are assigned to 0000H to 0003H in program memory.

4.1 PROGRAM MEMORY ORGANIZATION

Fig. 4-1 shows a program memory map. Branch instructions, subroutine calls, and table references can specify any address in program memory.




Fig. 4-1 Program Memory Map for μ PD17132

5. PROGRAM COUNTER (PC)

The program counter is used to specify an address in program memory.

5.1 PROGRAM COUNTER CONFIGURATION

As shown in Fig. 5-1, the program counter is a 10-bit binary counter.

Fig. 5-1 Program Counter

MSB									LSB
PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
└				P	с —				

5.2 PROGRAM COUNTER OPERATION

Normally, the program counter is automatically incremented each time a command is executed. The memory address at which the next instruction to be executed is stored is assigned to the program counter under the following conditions: At reset; when a branch, subroutine call, return, or table referencing instruction is executed; or when an interrupt is received.

Program counter	Program counter value									
Instruction	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
During reset	0	0	0	0	0	0	0	0	0	0
BR addr) / - I									
CALL addr	Value set by addr									
BR @AR CALL @AR MOVT DBF, @AR	Value in the address register (AR)									
RET RETSK RETI	Value in the address stack location pointed to by the stack pointer (return address)									
During interrupt	Vecto	Vector address for the interrupt								

Table 5-1 Value of the Program Counter After an Instruction Is Executed

6. STACK

Fig. 6-1 shows the stack configuration. The stack consists of five address stack registers and one interrupt stack register.

The stack is used to save the return address during execution of subroutine calls and table reference instructions. When an interrupt occurs, the program return address and the program status work (PSWORD) are automatically saved in the stack. Then, all bits of the bank and PSWORD are cleared to 0.




Fig. 6-1 Stack Configuration

7. DATA MEMORY (RAM)

Data memory (RAM) stores data such as operation and control data. Data can be read from or written to data memory with an instruction during normal operation.

7.1 DATA MEMORY CONFIGURATION

Data memory locations have 7-bit addresses. The three high-order bits of each address are called the row address, and the four low-order bits are called the column address.

For example, the row address of address 1AH is 1H. The column address is 0AH.


Each addressed memory location is 4-bits (one nibble) long.

Data memory contains an area to which the user is allowed to store data freely, as well as areas which are reserved for the use of specific functions.

The areas reserved for specific functions are as follows:

- System register (SYSREG) (See Chapter 9.)
- Data buffer (DBF) (See Chapter 11.)
- Port registers (See Chapter 13.)





8. GENERAL REGISTER (GR)

The general register, as the name implies, is a general register used for data transfer and manipulation. In the 17K series, the location of the general register is not fixed. The area used for the general register is in data memory, as specified by the general register pointer (RP). Thus, part of the data memory area can be specified as the general register as required, allowing data transfer in data memory and data memory manipulation to be performed with a single instruction.

8.1 GENERAL REGISTER POINTER (RP)

RP is a pointer used to specify part of data memory as the general register. In RP, specify a desired data memory bank and row address for the general register. RP consists of seven bits: 7DH (RPH), and the three high-order bits of 7EH (RPL) in the system register (see **Chapter 9**).

Set a bank in RPH, and a data memory row address in RPL.




Fig. 8-1 General Register Pointer Configuration

Note Allocated to the flag BCD

9. SYSTEM REGISTER (SYSREG)

The system register (SYSREG), located in data memory, is used for direct control of the CPU.

9.1 SYSTEM REGISTER CONFIGURATION

Fig. 9-1 shows the allocation address of the system register in data memory. As shown in Fig. 9-1, the system register is allocated in addresses 74H to 7FH of data memory.

Since the system register is allocated in data memory, it can be manipulated using any of the instructions available for manipulating data memory. Therefore, it is also possible to put the system register in the general register.




Fig. 9-1 Allocation of System Register in Data Memory

Fig. 9-2 shows the configuration of the system register. As shown in Fig. 9-2, the system register consists of the following seven registers.

•	Address register	(AR)
---	------------------	------

- Window register (WR)
- Bank register
 (BANK)
- Index register
 (IX)
- Data memory row address pointer (MP)
- General register pointer
 (RP)
- Program status word
 (PSWORD)

Address		7	4⊦	ł		7	75	н			76	ŝН			7	7H			7	8H	I		7	9F	-		-	7A	Н			7E	ЗH			70	ЭН			7	Dŀ	1	Τ	7	ΈI	Η		7	7F	Н	
Name							dd .R		ss	re	gi	ste	er	•				re		ndo iste R)		r		jis	ter IK)			ro		(I) a r a	() me dd	m	ory		er						re pc	gis	era ste ter	er		: ۱	sta wo	og atu ord SV	IS I		D)
Symbol		A	R	3		A	٩R	2			AF	۲1			AI	R0			V	٧R			BA	٩N	١K	_		X⊦ ⁄IP				XN MF				IX	L			RI	Pŀ	4		R	PI	<u> </u>		Ρ	SI	W	
Bit	b₃	b	2 b	1 b	٥b	зŁ	D 2	b₁	b₀	b₃	b2	b₁	b₀	b₃	b2	b₁	b	b	b	2 b 1	b	b	3 b	2 b	b1 b	Do I	D 3	b2	b₁	b₀	bз	b2	b₁	bo	b₃	b2	b₁	bo	b₃	b ₂	b	ı b	0 b	зb	02 k	01 b	» t	o₃ k	3 2 k	D 1	b₀
Data ^{Note}	0	C) C) C) (0		(A	R)																וכ			0		0 MF		(IX)					0	0	0) (R) (P)	,	-		CN				I X E
Initial value when re- set		С) (0	0	0	0	0	0	0	0	0	0	0		No det	t fine	əd	0	0		o o	D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	C) 0	, 0	0	5 0	5 (0	0	0	0

Fig. 9-2	System	Register	Configuration
----------	--------	----------	---------------

Note A bit for which 0 is written is fixed at 0.

Remark Once the contents of PSWORD are saved in the interrupt stack register, all the five bits of PSWORD are cleared to 0.

10. REGISTER FILE (RF)

The register file is a register used mainly for specifying conditions for peripheral hardware.

The register file can be controlled using dedicated instructions PEEK and POKE or AS17K macro instructions SETn, CLRn, and INITFLG.

10.1 REGISTER FILE CONFIGURATION

10.1.1 Configuration of the Register File

Fig. 10-1 shows the configuration of the register file.

As shown in Fig. 10-1, the register file is a register consisting of 128 nibbles (128×4 bits).

In the same way as with data memory, the register file is divided into addresses in units of four bits. It has a total of 128 nibbles specified in row addresses from 0H to 7H and column addresses from 0H to 0FH.

Address locations 00H to 3FH define an area called the control register.




Fig. 10-1 Register File Configuration

10.1.2 Relationship between the Register File and Data Memory

Fig. 10-2 shows the relationship between the register file and data memory.

As shown in Fig. 10-2, the register file overlaps with data memory at addresses 40H to 7FH.

This means that, on a program, it seems that the same memory exists in the register file at addresses 40H to 7FH and in the data memory at addresses 40H to 7FH.




Fig. 10-2 Relationship Between the Register File and Data Memory

10.2 FUNCTIONS OF THE REGISTER FILE

10.2.1 Functions of the Register File

The register file is a collection of registers in which peripheral hardware conditions are set with the PEEK instruction or POKE instruction.

The register used to control the peripheral hardware is located at addresses 00H to 3FH. This area is called the control register.

Addresses 40H to 7FH of the register file constitute normal data memory. Thus, not only the MOV instruction, but also the PEEK and POKE instructions, can be used to enable this part to perform read and write operations.

10.2.2 Control Register Functions

The peripheral hardware whose conditions can be controlled by control registers is listed below.

For details concerning peripheral hardware and the control register, see the section for the peripheral hardware concerned.

- Ports
- 8-bit timer counter (TM)
- Serial interface (SIO)
- Interrupt function
- Stack pointer (SP)

11. DATA BUFFER (DBF)


The data buffer consists of four nibbles allocated in addresses 0CH to 0FH in BANK0.

The data buffer acts as a data storage area for the CPU peripheral hardware (address register, serial interface, and timer) through use of the GET and PUT instructions. It also acts as data storage used for receiving and transferring data. By using the MOVT DBF, and @AR instructions, fixed data in program memory can be read into the data buffer.

11.1 DATA BUFFER CONFIGURATION

Fig. 11-1 shows the allocation of the data buffer in data memory.

As shown in Fig. 11-1, the data buffer is allocated in address locations 0CH to 0FH in data memory and consists of 4 nibbles (4×4 bits), totalling 16 bits.






Fig. 11-2 shows the configuration of the data buffer. As shown in Fig. 11-2, the data buffer is made up of sixteen bits with its least significant bit in bit 0 of address 0FH and its most significant bit in bit 3 of address 0CH.

Fig. 11-2 Data Buffer Configuration

Data memory	Address	0CH					0D	Н			0E	H			0FH				
BANK0	Bit	bз	b2	b1	bo	b₃	b ₂	b1	bo	bз	b ₂	b1	bo	bз	b2	b1	bo		
Data haiffan	Bit	b15	b 14	b 13	b 12	b 11	b 10	b9	b ₈	b7	b6	b₅	b4	bз	b2	b1	bo		
Data buffer	Symbol	DBF3				DBF2					DB	F1							
	Data	^ M S B > ▼					D	ata									< L S B > ▶		

Because the data buffer is allocated in data memory, it can be used in any of the data memory manipulation instructions.

11.2 FUNCTIONS OF THE DATA BUFFER

The data buffer has two separate functions.

The data buffer is used for data transfer with peripheral hardware. The data buffer is also used for reading constant data in program memory. Fig. 11-3 shows the relationship between the data buffer and peripheral hardware.




Fig. 11-3 Relationship Between the Data Buffer and Peripheral Hardware

* 12. ALU BLOCK

The ALU is used for performing arithmetic operations, logical operations, bit evaluations, comparison evaluations, and rotations on 4-bit data.

12.1 ALU BLOCK CONFIGURATION

Fig. 12-1 shows the configuration of the ALU block.

As shown in Fig. 12-1, the ALU block consists of the main 4-bit data processor, temporary registers A and B, the status flip-flop for controlling the status of the ALU, and the decimal conversion circuit for use during arithmetic operations in BCD.

As shown in Fig. 12-1, the status flip-flop consists of the following flags: Zero flag flip-flop, carry flag flip-flop, compare flag flip-flop, and the BCD flag flip-flop.

Each flag in the status flip-flop corresponds directly to a flag in the program status word (PSWORD: addresses 7EH, 7FH) located in the system register. The flags in the program status word are the following: Zero flag (Z), carry flag (CY), compare flag (CMP), and the BCD flag (BCD).




Fig. 12-1 Configuration of the ALU

13. PORTS

13.1 PORT 0A (P0A0, P0A1, P0A2, P0A3)

Port 0A is a 4-bit input/output port with an output latch. It is mapped into address 70H in data memory. The output format is CMOS push-pull output.

Input or output can be specified bit-by-bit. Input/output can be specified by P0ABIO0 to P0ABIO3 (address 35H) in the register file.

At reset, P0ABIOn is 0 (n = 0 to 3) and all P0A pins are input ports. The contents of the port output latch are 0.

Table 13-1 Writing into and Reading from the Port Register (0.70H)

			(n = 0 to 3)			
P0ABIOn	Pin input/output	BANK	0 70H			
RF: 35H		Write	Read			
0	Input	Writable to the P0A	P0A pin status			
1	Output	output latch	P0A output latch contents			

13.2 PORT 0B (P0B0, P0B1, P0B2, P0B3)

Port 0B is a 4-bit input/output port with an output latch. It is mapped into address 71H of BANK0 in data memory. The output format is CMOS push-pull output.

Input or output can be specified in 4-bit units. Input/ output is specified by P0BGIO (bit 0 in address 24H) in the register file.

At reset, P0BGIO is 0 and all P0B pins are input ports. The value of the port 0B output latch is 0.

Table 13-2	Writing into an	d Reading from the	Port Register (0.71H)
------------	-----------------	--------------------	-----------------------

P0BGIO	Pin input/output –	BANK	0 71H			
RF: 24H, bit 0		Write	Read			
0	Input	Writable to the P0B	P0B pin status			
1	Output	output latch	P0B output latch contents			

13.3 PORT 0C (P0C0/Cin0, P0C1/Cin1, P0C2/Cin2, P0C3/Cin3)

Port 0C is a 4-bit input/output port with an output latch. It is mapped into address 72H of BANK0 in data memory. The output format is CMOS push-pull output.

Input or output can be specified bit-by-bit. Input/output can be specified by P0CBIO0 to P0CBIO3 (address 34H) in the register file.

Port 0C can also be used as an analog input to the comparator. P0C0IDI to P0C3IDI (address 23H) in the register file are used to switch the port and analog input pin.

CMPCH0 and CMPCH1 (RF: address 1CH) are used to switch the analog input pin. To use P0C pins as the input pins of the comparator, set P0CBIOn to 0 so that they are set as input ports. (See Chapter 15.)

At reset, P0CBIOn and P0CnIDI are 0 (n = 0 to 3) and all P0C pins are input ports. The contents of the port output latch are 0.

				(n = 0 to 3)					
P0CnIDI	P0CBIOn	Function	BANK0 72H						
RF: 23H	RF: 34H	T unotion	Write	Read					
	0	Input port		P0C pin status					
0	1	Output port	Writable to the P0C	P0C output latch contents					
1	0	Comparator analog input ^{Note 1}	output latch	P0C pin status					
	1	Output port and comparator analog input ^{Note 2}		P0C output latch contents					

Table 13-3	Register	File	Contents	and	Pin	Functions
			••••••••			

Notes 1. Normal setting when the pins are used as comparator analog input pins.

2. Functions as an output port. If a comparator start instruction is executed, output data and external circuitry/logic must be considered for the conversion contents.

13.4 PORT 0D (P0Do/SCK, P0D1/SO, P0D2/SI, P0D3/TMOUT)

Port 0D is a 4-bit input/output port with an output latch. It is mapped into address 73H in data memory. The output format is N-ch open-drain output. By mask option, the port can contain pull-up resistors bit-by-bit.

Input or output can be specified bit-by-bit. Input/output is specified with P0DBIO0 to P0DBIO3 (address 33H) in the register file.

At reset, P0DBIOn is set to 0 (n = 0 to 3) and all P0D pins become input ports. The contents of the port output latch become 0. The output latch contents remain unchanged even if P0DBIOn changes from 1 to 0.

Port 0D can also be used for serial interface input/output or timer carry output. SIOEN (bit 0 in address 0AH) in the register file is used to switch ports (P0D₀ to P0D₂) to serial interface input/output (\overline{SCK} , SI, SO) and vice versa. TMOSEL (bit 0 in address 12H) in the register file is used to switch a port (P0D₃) to timer carry output (\overline{TMOUT}) and vice versa. If TMOSEL = 1 is selected, 1 is output at timer reset. This output is inverted every time a timer count value matches the modulo register contents.

Table 13-4	Register	File Contents	and Pin	Functions
------------	----------	----------------------	---------	-----------

(n = 0 to 3)

						(0 10 0)						
R	egister file val	ue		Pin fu	nction							
TMOSEL RF: 12H Bit 0	SIOEN RF: 0AH Bit 0	P0DBIOn RF: 33H	P0D0/SCK	P0D1/SO	P0D2/SI	P0D ₃ /TMOUT						
-	0	0										
0	0	1		Output port								
0	4	0	SCK	20	ä	Input port						
	1	1	SCK	SO	SI	Output port						
	0	0		Input port								
1	0	1		Output port		TMOUT						
	4	0	SCK	SO	61	TWOOT						
	1 1	1	SCK	30	SI							

Table 13-5 Contents Read from the Port Register (0.73H)

	Port mode	Contents read from the port register (0.73H)				
Input p	port	P0D pin status				
Output	port	P0D output latch contents				
	An internal clock is selected as a shift clock.	P0D output latch contents				
SCK	An external clock is selected as a shift clock.	SCK pin status				
SO	•	Undefined ^{Note}				
SI		SI pin status				
ТМОО	т	P0D output latch contents				

Note See Chapter 16.

13.5 PORT 0E (P0E0, P0E1/Vref)

Port 0E is a 2-bit input/output port with an output latch. It is mapped into bits 0 and 1 in address 6FH in data memory. The output format is N-ch open-drain output. By mask option, the port can contain pull-up resistors bit-by-bit.

The P0E₁/V_{ref} is used also for external reference voltage input of the comparator. It is used either as a port of for external reference voltage input, according to the value of the reference voltage selection register (CMPVREF0 to CMPVREF3). (See **Chapter 15**.)

Input or output can be specified bit-by-bit. Input/output is specified by P0EBIO0 and P0EBIO1 (bits 0 and 1 in address 32H) in the register file.

When a read instruction is executed, not the output latch data but the pin status is read regardless of the input or output mode.

At reset, P0EBIOn is set to 0 (n = 0 and 1) and each P0E pin becomes input port. The contents of the port output latch are 0.

The write instruction specified for bits 2 and 3 of address 6FH is invalidated. If it is executed, 0 is read out.

Table 13-6 Writing into and Reading from the Port Register (0.6FH.0 and 0.6FH.1)

(n = 0 and 1)

P0EBIOn	Pin input/output	BANK0 6FH		
RF: 32H		Write	Read	
0	Input	Writable to the P0E output		
1	Output	latch	P0E pin status	

\star

13.6 NOTES ON MANIPULATING PORT REGISTERS

The states of only the port 0E pins of the μ PD17132 can be read even when the port pins have been set to output mode.

When a port register is manipulated with a built-in macro instruction (such as SETn or CLRn) or an AND, OR, or XOR instruction, the states of those pins for which the state should remain unchanged may change unexpectedly.

Especially when the port 0E pins are set to low externally, always take the possibility of this change in the states of the pins into consideration.

When a CLR1 P0E1 instruction (identical to an AND 6FH, #1101B instruction) is applied to the port 0E pins, the corresponding port register and internal states are changed, as shown in Fig. 13-1.

Assume that the states of port 0E are those shown in Fig. 13-1 ①. Pins P0E1 and P0E0, both used as output pins, output high level, while pin P0E0 forcibly set to low externally.

Although the μ PD17132 does not support pins P0E3 and P0E2, they are virtually assumed to exist within a program.

When a CLR1 P0E1 instruction is executed to set pin P0E₁ to low, the states of the port 0E pins change as shown in Fig. 13-1 (2). The port register changes such that pin P0E₁ output low level and pin P0E₀, required to output high level, actually output low level. This is because the CLR1 P0E1 instruction has been applied to the states of the port 0E pins, but not to the states of the port register.


To prevent this problem, use another instruction, such as a MOV instruction, to specify the states of all port 0E pins, not merely the states of those pins whose states are to be changed. In this example, it is recommended that a MOV 6FH, #1101B instruction be used to set only pin P0E₁ to low.

When some port 0E pins are used as input pins and others as output pins for the same reason, the input pins must be set to input mode (P0EBIOn = 0)

Fig. 13-1 Changes in the Port Register According to the Execution of a CLR1 P0E1 Instruction

	P0E ₃	P0E ₂	P0E1	P0E ₀
Port register	Does not exist.		1	1
Internal state	—	_	H output	H output
Pin state	_		Н	L (forcible)

1 Before the instruction is executed



2 After the instruction is executed

	P0E ₃	P0E ₂	P0E1	P0E ₀
Port register	Does not exist.		0	0
Internal state	_	_	L output	L output
Pin state	_		L	L

H: High level, L: Low level

14. 8-BIT TIMER COUNTER (TM)

An 8-bit timer counter is incorporated in μ PD17132.


The timer is controlled by hardware operation with the PUT/GET instruction or by register operation in the register file with the PEEK/POKE instruction.

14.1 CONFIGURATION OF 8-BIT TIMER COUNTER

Fig. 14-1 shows the configuration of the 8-bit timer counters. An 8-bit timer counter consists of an 8-bit counter register, 8-bit modulo register, comparator (compares counter register values and modulo register values), and selector (for count pulse selection).

Caution The modulo register is a write-only register.

The counter register is a read-only register.






Table 14-1 Source Clock

Register file value		
TMCK1	TMCK0	Source clock to be selected
0	0	fcc/256
0	1	fcc/32
1	0	fcc/2048
1	1	External clock input to the INT pin

14.2 OUTPUTTING A TIMER SIGNAL

The P0D₃/TMOUT pin functions as a timer match signal output pin when the TMOSEL flag is set to 1. The P0DBIO3 value has nothing to do with this setting.

The timer contains a match signal output flip-flop. It reverses the output each time the comparator of the 8-bit timer outputs a match signal. When the TMOSEL flag is set to 1, the contents of this flip-flop are output to the P0D₃/ \overline{TMOUT} pin.

The P0D₃/TMOUT pin is an N-ch open-drain output pin. The mask option enables this pin to contain a pull-up resistor. If this pin does not contain a pull-up resistor, its initial status is high impedance.


An internal timer output flip-flop starts operating when TMEN is set to 1. To make the flip-flop start output beginning at an initial value, set 1 in TMRES and reset the flip-flop.


15. COMPARATOR

The comparator of μ PD17132 compares the analog input (C_{in0} to C_{in3}) voltage with the reference voltage, then stores the comparison result in CMPRSLT (RF: 1EH, bit 0). There is one external type and 15 internal types of reference voltage.

By using 15 types of internal reference voltage, the comparator can also be used by software as a 4-bit A/D converter.

Table 15-1 lists the reference voltages to be selected.





Register file value					
CMPVREF3	CMPVREF2	CMPVREF1	CMPVREF0	Reference voltage to be selected	
0	0	0	0	Voltage applied to the V _{ref} pin	
0	0	0	1	1/16Vdd	
0	0	1	0	2/16Vdd (1/8Vdd)	
0	0	1	1	3/16Vdd	
0	1	0	0	4/16Vdd (1/4Vdd)	
0	1	0	1	5/16Vdd	
0	1	1	0	6/16Vdd (3/8Vdd)	
0	1	1	1	7/16Vdd	
1	0	0	0	8/16Vdd (1/2Vdd)	
1	0	0	1	9/16Vdd	
1	0	1	0	10/16Vdd (5/8Vdd)	
1	0	1	1	11/16Vdd	
1	1	0	0	12/16Vdd (3/4Vdd)	
1	1	0	1	13/16Vdd	
1	1	1	0	14/16Vdd (7/8Vdd)	
1	1	1	1	15/16Vdd	

Table 15-1 Reference Voltage List

16. SERIAL INTERFACE (SIO)

The serial interface consists of an 8-bit shift register (SIOSFR), serial mode register, and serial clock counter. It is used for serial data input/output.

16.1 FUNCTIONS OF THE SERIAL INTERFACE

This serial interface provides three signal lines: serial clock I/O pin (\overline{SCK}) , serial data output pin (SO), and serial data input pin (SI). It allows 8 bits to be sent or received in synchronization with clocks. It can be connected to peripheral input/output devices using any method with a mode compatible to that used by the 75X or 78K series.

(1) Serial clock

Three types of internal clocks and one type of external clock are able to be selected. If an internal clock is selected as a serial clock, it is automatically output to the $P0D_0/\overline{SCK}$ pin.

Register file value		
SIOCK1	SIOCK0	Shift clock to be selected
0	0	External clock input to the \overline{SCK} pin
0	1	fcc/16
1	0	fcc/128
1	1	fcc/1024

Table 16-1 Shift Clock

(2) Transmission

When SIOEN is set to 1, the pins of port 0D (P0D₀/SCK, P0D₁/SO, P0D₂/SI) function as the pins of the serial interface. The serial interface operates in synchronization with the falling edge of the external or internal clock by setting SIOTS to 1. When SIOTS is set to 1, IRQSIO is automatically cleared.

Transmission starts from the most significant bit of the shift register in synchronization with the falling edge of the serial clock. SI pin information is stored in the shift register starting at the most significant bit in synchronization with the rising edge of the serial clock.

When the transfer of 8-bit data is completed, SIOTS is automatically cleared to 0 and IRQSIO is set to 1.

Remark Serial transmission starts only from the most significant bit of the shift register contents. It is not possible to start transmission from the least significant bit. SI pin status is always stored in the shift register in synchronization with the rising edge of the serial clock.




Fig. 16-1 Block Diagram of the Serial Interface

Note The output latch of the shift register is also used as that of the P0D₁ pin. Therefore, executing an output instruction for the P0D₁ pin changes the output latch status of the shift register.

16.2 3-WIRE SERIAL INTERFACE OPERATION MODES

Two modes can be used for the serial interface. If the serial interface function is selected, the P0D₂/SI pin always takes in data in synchronization with the serial clock.

- 8-bit transmission and reception mode (simultaneous transmission and reception)
- 8-bit reception mode (with the SO pin set to the high impedance status)

SIOEN	SIOHIZ	P0D2/SI pin	P0D1/SO pin	Serial interface operation mode
1	0	SI	SO	8-bit transmission and reception mode
1	1	SI	P0D1 (input)	8-bit reception mode
0	×	P0D2 (I/O)	P0D1 (I/O)	General port mode


Table 16-2 Serial Interface Operation Mode

 \times : Don't care


(1) 8-bit transmission and reception mode (simultaneous transmission and reception)

Serial data input/output is controlled by a serial clock. The most significant bit of the shift register is output from the SO line with a falling edge of the serial clock (\overline{SCK}). The contents of the shift register is shifted one bit and at the same time, data on the SI line is loaded into the least significant bit of the shift register. The serial clock counter counts serial clock pulses. Every time it counts eight clocks, the internal interrupt request

flag is set to 1 (IRQSIO \leftarrow 1).









(2) 8-bit reception mode (SO pin in the high impedance status)

When SIOHIZ is 1, the P0D1/SO pin is in the high impedance status. If serial clock supply starts by writing 1 in SIOTS, only the reception function of the serial interface operates.

The P0D1/SO pin is in the high impedance status and can be used for input port (P0D1).





Remark DIn: Input serial data

(3) Operation stop mode

If the value in SIOTS (RF: 1AH, bit 3) is 0, the serial interface enters operation stop mode. In this mode, no serial transfer occurs.

In this mode, the shift register does not perform shifting and can be used as an ordinary 8-bit register.

17. INTERRUPT FUNCTIONS

The μ PD17132 has three interrupt sources: two internal interrupt functions and one external interrupt function. It can be used in various applications.

The interrupt control circuit of the μ PD17132 has the features listed below. This circuit enables very high-speed interrupt handling.

- (a) Used to determine whether an interrupt can be accepted with the interrupt mask enable flag (INTE), which is controlled by the EI or DI instruction, and interrupt enable flag (IPxxx).
- (b) The interrupt request flag (IRQ×××) can be tested or cleared. (Interrupt generation can be checked by software.)
- (c) Standby mode (STOP, HALT) can be released by an interrupt request. (Release source can be selected by the interrupt enable flag.)
- Cautions 1. In interrupt handling, the BCD, CMP, CY, Z, and IXE flags are saved in the stack automatically by the hardware for up to three levels of multiple interrupts. The DBF and WR are not saved by the hardware when peripheral hardware such as the timer or serial interface is accessed in interrupt handling. It is recommended that the DBF and WR be saved in RAM by the software at the beginning of interrupt handling. Saved data can be loaded back into the DBF and WR immediately before the end of interrupt handling.
 - 2. Since the interrupt stack has only one level, multiple interrupts cannot be performed by hardware. When more than one interrupt is received, the data from the first interrupt is lost.

17.1 INTERRUPT SOURCE TYPES AND VECTOR ADDRESSES

For every interrupt in the μ PD17132, when the interrupt is accepted, a branch occurs to the vector address associated with the interrupt source. This method is called the vectored interrupt method. Table 17-1 lists the interrupt source types and vector addresses.

If two or more interrupt requests occur or multiple suspended interrupt requests are enabled at the same time, they are handled according to priorities shown in Table 17-1.

Interrupt source	Priority	Vector address	IRQ flag	IP flag	IEG flag	Internal/ external	Remarks
INT pin (RF:0FH, bit 0)	1	0003H	IRQ RF:3FH, bit 0	IP RF:2FH, bit 0	IEGMD0,1 RF:1FH bit 0, 1	External	Rising edge, falling edge or rising/falling edge (both) can be selected.
Timer	2	0002H	IRQTM RF:3EH, bit 0	IPTM RF:2FH, bit 1	_	Internal	
Serial interface	3	0001H	IRQSIO RF:3DH, bit 0	IPSIO RF:2FH, bit 2	_	Internal	

Table 17-1	Interrupt	Source	Types
------------	-----------	--------	-------

\star

17.2 HARDWARE COMPONENTS OF THE INTERRUPT CONTROL CIRCUIT

The flags of the interrupt control circuit are explained below.

(1) Interrupt request flag and the interrupt enable flag

The interrupt request flag (IRQ $\times\times\times$) is set to 1 when an interrupt request occurs. When interrupt handling is executed, the flag is automatically cleared to 0.

An interrupt enable flag (IP×××) is provided for each interrupt request flag. If the flag is 1, an interrupt is enabled. If it is 0, the interrupt is disabled.

(2) EI/DI instruction

The EI/DI instruction is used to determine whether an accepted interrupt is to be executed.

If the EI instruction is executed, the interrupt enable flag (INTE) for enabling interrupt reception is set. Since the INTE flag is not registered in the register file, flag status cannot be checked by instructions.

The DI instruction clears the INTE flag to 0 and disables all interrupts.

At reset the INTE flag is cleared to 0 and all interrupts are disabled.

Table 17-2 Interrupt Request Flag and Interrupt Enable Flag

Interrupt request flag	Signal for setting the interrupt request flag	Interrupt enable flag
IRQ	Set by edge detection of an INT pin input signal. A detection edge is selected by IEGMD0 or IEGMD1.	IP
IRQTM	Set by a match signal from timer.	IPTM
IRQSIO	Set by a serial data transmission end signal from the serial interface.	IPSIO

***** 18. STANDBY FUNCTION

18.1 OVERVIEW OF THE STANDBY FUNCTION

The μ PD17132 can reduce its current by using the standby function. The standby function supports STOP and HALT modes.

In the STOP mode, the system clock is stopped and the CPU current is reduced to almost only a leak current. This mode is useful in retaining data memory contents without operating the CPU.

In the HALT mode, the oscillation of the system clock continues. However, the system clock is not supplied to the CPU, stopping CPU operation. In this mode, current reduction is less than that in the STOP mode. However, since the system clock is oscillating, operation can be started immediately after the HALT mode is released. In both STOP and HALT modes, the statuses of the data memory, registers, and output latches of the output port used immediately before the standby mode is set are maintained (except STOP 0000B). Therefore, in order to lower consumption current for the entire system, input/output port statuses should be set beforehand.

		STOP mode	HALT mode	
Program	nmed instruction	STOP instruction	HALT instruction	
Clock oscillator		Oscillation stopped	Oscillation continued	
	CPU	Operation stopped		
	RAM	The contents held immediately before setting	standby mode are retained.	
Port		The status existing immediately before setting standby mode is retained. Note		
Opera- tion status	ТМ	 Operation stopped. (The count is reset to 0.) (Count-up is also inhibited.) 	Operable	
	SIO	 Operable only when the external clock is selected as the shift clock. Note 	Operable	
	INT	Operable		

Table 18-1 Standby Mode Status

Note When STOP 0000B is executed, all pins are set to input port mode even if the pins are used in dual-function mode.

Cautions 1. Always specify a NOP instruction immediately before STOP and HALT instructions.

2. When an interrupt request flag and the corresponding interrupt enable flag are both set, and the associated interrupt is specified as the standby mode release condition, the system does not enter the standby mode.

18.2 HALT MODE

18.2.1 Setting HALT Mode

Executing a HALT instruction sets HALT mode.

Operand b3b2b1b0 of the HALT instruction indicates the HALT mode release conditions.

Table 18-2 HALT Mode Release Conditions

Format: HALT b3b2b1b0B

Bit	HALT mode release conditionsNote 1
b3	When this bit is 1, release by IRQXXX is permitted.Notes 2, 4
b ₂	Fixed at 0
b1	When this bit is 1, forced release by IRQTM is permitted.Notes 3, 4
bo	Fixed at 0

Notes 1. When HALT 0000B is specified, HALT mode can be released only by reset (RESET input or power-on/ power-down reset).

- 2. IP××× must be 1.
- **3.** HALT mode is released regardless of the IPTM status.
- **4.** If a HALT instruction is executed when IRQ××× = 1, the HALT instruction is ignored (treated as a NOP instruction), and HALT mode is not set.

18.2.2 Starting Address After HALT Mode is Released

The starting address depends on the release conditions and interrupt enable conditions.

Table 18-3 Starting Address After HALT Mode Is Released

Release condition	Starting address after release		
ResetNote 1	Address 0		
IRQ×××Note 2	For DI, address subsequent to the HALT instruction		
	For EI, interrupt vector (When more than one IRQ××× is set, the interrupt vector having the highest priority)		

Notes 1. RESET input and power-on/power-down reset are valid.

2. Except when forced release is made with IRQTM, IPxxx must be 1.

18.3 STOP MODE

18.3.1 Setting STOP Mode

Executing a STOP instruction results in STOP mode being set. Operand b3b2b1b0 of the STOP instruction indicates the STOP mode release conditions.

Table 18-4 STOP Mode Release Conditions

Format: STOP b3b2b1b0B

Bit	STOP mode release conditionNote 1
bз	When this bit is 1, release by IRQ xxx is permitted.Notes 2, 3
b2	Fixed at 0
b1	Fixed at 0
bo	Fixed at 0

- **Notes 1.** When STOP 0000B is specified, STOP mode can be released only with reset (RESET input or poweron/power-down reset). When STOP 0000B is executed, the microcomputer is initialized to the state existing immediately after the reset.
 - **2.** IP $\times\times\times$ must be 1. STOP mode cannot be released with IRQTM.
 - **3.** If the STOP instruction is executed when IRQ××× = 1, the STOP instruction is ignored (treated as a NOP instruction), and STOP mode is not set.

18.3.2 Starting Address After STOP Mode Is Released

The starting address depends on the release conditions and interrupt enable conditions.

Release condition	Starting address after release
Reset ^{Note} 1	Address 0
IRQ×××Note 2	For DI, address subsequent to the STOP instruction
	For EI, interrupt vector (When more than one IRQ××× is set, the interrupt vector having the highest priority)

Table 18-5 Starting Address After STOP Mode is Released

Notes 1. RESET input and power-on/power-down reset are valid.

2. IPxxx must be 1. STOP mode cannot be released with IRQTM.

19. RESET

This product provides three reset functions:

- 1 Reset by RESET input
- 2 Power-on/power-down reset at power-on or power voltage drop
- ③ Address stack overflow or underflow reset

19.1 RESET FUNCTIONS

The reset functions are used to initialize device operations. The initialized hardware depends on the reset type. See **Table 19-1** for reset functions.

Reset type Hardware		 RESET input during operation Built-in power-on/ power-down reset during operation 	 RESET input in the standby mode Built-in power-on/ power-down reset in the standby mode 	 Stack overflow or underflow
Program counter		0000H	0000H	0000H
Port	Input/output	Input	Input	Input
	Output latch	0	0	Undefined
General-purpose data memory	Other than DBF	Undefined	Statuses before reset are retained	Undefined
	DBF	Undefined	Undefined	Undefined
System register	Other than WR	0	0	0
	WR	Undefined	Statuses before reset are retained	Undefined
Control register		SP = 5H, IRQTM = 1, TM CMPRSLT = 1, and INT ir of the INT pin. The others See Fig. 21-1 .	dicate the current status	SP = 5H and INT indicate the current status of the INT pin. The others retain their statuses before reset.
Timer	Count register	00H	00H	Undefined
	Modulo register	FFH	FFH	FFH
Serial interface shift register (SIOSFR)		Undefined	Statuses before reset are retained	Undefined

Table 19-1 Hardware Statuses after Reset




Fig. 19-1 Reset Block Configuration

19.2 RESETTING


Operation when reset is caused by RESET input is shown in Fig. 19-2.

If the RESET pin is set from low to high, system clock generation starts and an oscillation stability wait occurs with the timer. Program execution starts from address 0000H.

If power-on reset is used, the reset signals shown in Fig. 19-2 are internally generated. Operation is the same as that when reset is caused by $\overline{\text{RESET}}$ input.

At stack overflow and underflow reset, oscillation stability wait time (WAIT a) does not occur. Operation starts from address 0000H after initial statuses are internally set.





Note This is oscillation stability wait time. Operating mode is set when the timer counts system clocks 256×256 times (approx. 32 ms at fcc = 2 MHz).

19.3 POWER-ON/POWER-DOWN RESET FUNCTION

The μ PD17132 is provided with two reset functions to prevent malfunctions from occurring in the microcontroller. They are the power-on reset function and power-down reset function. The power-on reset function resets the microcontroller when it detects that power was turned on. The power-down reset function resets the microcontroller when it detects that power voltage.

These functions are implemented by the power-voltage monitoring circuit whose operating voltage has a different range than the logic circuits in the microcontroller and the oscillation circuit (which stops oscillation at reset to put the microcontroller in a temporary stop state). Conditions required to enable these functions and their operations will be described next.

Caution When designing an application circuit which requires high reliability, do not design a reset function which depends only on a built-in power-on/power-down reset function. Be sure to design a circuit to which an external RESET signal can be input.

19.3.1 Conditions Required to Enable the Power-On Reset Function

This function is effective when used together with the power-down reset function. The following conditions are required to validate the power-on reset function:

- (1) The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.
- (2) The power-down reset function must be enabled during normal operation, including the standby state.
- ③ The power voltage must rise from 0 V to the specified voltage.
- (4) The time it takes for the power voltage to rise from 0 to 2.7 V must be long enough for stable oscillation to be counted in the timer. This takes about 32 ms with fcc being 2 MHz, which is equivalent to 256 × 256 pulses of the system clock.
- Cautions 1. If the above conditions are not satisfied, the power-on reset function will not operate effectively. In this case, <u>an external reset circuit needs to be added.</u>
 - 2. In the standby state, even if the power-down reset function operates normally, generalpurpose data memory (except for DBF) retains data up to V_{DD} = 2.7 V. If, however, data is changed due to an external error, the data in memory is not guaranteed.

19.3.2 Description and Operation of the Power-On Reset Function

The power-on reset function resets the microcontroller when it detects that power was turned on in the hardware, regardless of the software state.

The power-on reset circuit operates under a lower voltage than the other internal circuits in the μ PD17132. It initializes the microcontroller regardless whether the oscillation circuit is operating. When the reset operation is terminated, the timer counts the number of oscillation pulses sent from the oscillator until it reaches the specified value. Within this period, oscillation becomes stable and the power voltage applied to the microcontroller enters the range (V_{DD} = 2.7 to 5.5 V) in which the microcontroller is guaranteed to operate.

When this period elapses, the microcontroller enters normal operation mode. Fig. 19-3 shows an example of the power-on reset operation.

Operation of the power-on reset circuit

- 1 This circuit always monitors the voltage applied to the VDD pin.
- 2 This circuit resets^{Note} the microcontroller until power reaches a particular voltage (typically 1.5 V), regardless whether the oscillation circuit is operating.
- ③ This circuit stops oscillation during the reset operation.
- ④ When reset is terminated, the timer counts oscillation pulses. The microcontroller waits until oscillation becomes stable and the power voltage becomes VDD = 2.7 V or higher.
- **Note** The power-on reset circuit resets the microcontroller when the power voltage reaches the voltage at which the internal circuit can operate, namely an internal reset signal can be accepted.




Fig. 19-3 Example of the Power-On Reset Operation

- **Notes 1.** During the operation-undefined period, not all of the operations specified for the μ PD17132 are guaranteed. The power-on reset operation is guaranteed in this period.
 - 2. The operation-guaranteed period refers to the time in which all the operations specified for the µPD17132 are guaranteed.
 - 3. An operation stop state refers to the state in which all of the functions of the microcontroller are stopped.

19.3.3 Condition Required for Use of the Power-Down Reset Function

The power-down reset function can be enabled or disabled using software. The following condition is required to use this function:

• The power voltage must be 4.5 to 5.5 V during normal operation, including the standby state.

Caution When the microcontroller is used with a power voltage of 2.7 to 4.5 V, add an external reset circuit instead of using the internal power-down reset circuit. If the internal power-down reset circuit is used with a power voltage of 2.7 to 4.5 V, reset operation may not terminate.

19.3.4 Description and Operation of the Power-Down Reset Function

This function is enabled by setting the power-down reset enable flag (PDRESEN) using software.

When this function detects a power voltage drop, it issues the reset signal to the microcontroller. It then initializes the microcontroller. Stopping oscillation during reset prevents the power voltage in the microcontroller from fluctuating out of control. When the specified power voltage recovers and the power-down reset operation is terminated, the microcontroller waits the time required for stable oscillation using the timer. The microcontroller then enters normal operation (starts from the top of memory).

Fig. 19-4 shows an example of the power-down operation. Fig. 19-5 shows an example of reset operation during the period from power-down reset to power recovery.

Operation of the power-down reset circuit

- 1 This circuit always monitors the voltage applied to the VDD pin.
- ② When this circuit detects a power voltage drop, it issues a reset signal to the other parts of the microcontroller. It continues to send this reset signal until the power voltage recovers or all the functions in the microcontroller stop.
- ③ This circuit stops oscillation during the reset operation to prevent software crashes. When the power voltage recovers to the low-voltage detection level (typically 3.5 V, 4.5 V maximum) before the power-down reset function stops, the microcontroller waits the time required for stable oscillation using the timer, then enters normal operation mode.
- ④ When the power voltage recovers from 0 V, the power-on reset function has priority.
- (5) After the power-down reset function stops and the power voltage recovers before it reaches 0 V, the microcontroller waits using the timer until oscillation becomes stable and the power voltage (VDD) reaches 2.7 V. The microcontroller then enters normal operation mode.




Fig. 19-4 Example of the Power-Down Reset Operation

Note During the operation-undefined period, not all the operations specified for the μ PD17132 are not guaranteed. The power-down reset operation, which continues to issue a reset signal until all the functions in the microcontroller stop, is guaranteed in this period.




Fig. 19-5 Example of Reset Operation during the Period from Power-Down Reset to Power Recovery

Note During the operation-undefined period, not all the operations specified for the μ PD17132 are not guaranteed. Even in this period, however, the power-down reset functions and continues to issue a reset signal until all the functions in the microcontroller stop.

20. INSTRUCTION SET

20.1 LEGEND

AR	: Address register
ASR	: Address stack register pointed to by the stack pointer
addr	: Program memory address (11 bits, one high-order bit is always 0.)
BANK	: Bank register
CMP	: Compare flag
CY	: Carry flag
DBF	: Data buffer
h	: HALT release condition
INTEF	: Interrupt enable flag
INTR	: Register automatically saved in the stack when an interrupt occurs
INTSK	: Interrupt stack register
IX	: Index register
MP	: Data memory row address pointer
MPE	: Memory pointer enable flag
m	: Data memory address specified by mR and mc
mr	: Data memory row address (high-order)
mc	: Data memory column address (low-order)
n	: Bit position (four bits)
n4	: Immediate data (four bits)
PC	: Program counter
р	: Peripheral address
рн	: Peripheral address (three high-order bits)
p∟	: Peripheral address (four low-order bits)
r	: General register column address
rf	: Register file address
rf R	: Register file address (three high-order bits)
rf c	: Register file address (four low-order bits)
SP	: Stack pointer
S	: STOP release condition
WR	: Window register
(×)	: Contents of \times

20.2 LIST OF THE INSTRUCTION SET

Instruction	Mne-	Onererd	Or cretice	Ir	structio	n code	
set	monic	Operand	Operation	Op code		Operanc	1
Add	ADD r, m		$(r) \leftarrow (r) + (m)$	00000	МR	mc	r
		m, #n4	(m) ← (m) + n4	10000	МR	mc	n4
	ADDC	r, m	$(r) \leftarrow (r) + (m) + CY$	00010	МR	mc	r
m, #n4		m, #n4	(m) ← (m) + n4 + CY	10010	МR	mc	n4
	INC	AR	$AR \leftarrow AR + 1$	00111	000	1001	0000
		IX	$IX \leftarrow IX + 1$	00111	000	1000	0000
Subtract	SUB	r, m	$(r) \leftarrow (r) - (m)$	00001	МR	mc	r
		m, #n4	$(m) \leftarrow (m) - n4$	10001	МR	mc	n4
	SUBC	r, m	$(r) \leftarrow (r) - (m) - CY$	00011	МR	mc	r
		m, #n4	$(m) \leftarrow (m) - n4 - CY$	10011	МR	mc	n4
Logical	OR	r, m	$(r) \leftarrow (r) \lor (m)$	00110	МR	mc	r
		m, #n4	$(m) \leftarrow (m) \lor n4$	10110	МR	mc	n4
	AND	r, m	$(r) \leftarrow (r) \land (m)$	00100	МR	mc	r
		m, #n4	$(m) \leftarrow (m) \land n4$	10100	МR	mc	n4
	XOR	r, m	$(r) \leftarrow (r) \lor (m)$	00101	МR	mc	r
		m, #n4	$(m) \leftarrow (m) \forall n4$	10101	МR	mc	n4
Test SKT m, #n		m, #n	$CMP \gets 0, if (m) \land n = n, then skip$	11110	МR	mc	n
	SKF m, #n		$CMP \gets 0, if (m) \land n = 0, then skip$	11111	МR	mc	n
Compare	SKE	m, #n4	(m) – n4, skip if zero	01001	МR	mc	n4
	SKNE	m, #n4	(m) – n4, skip if not zero	01011	МR	mc	n4
	SKGE	m, #n4	(m) – n4, skip if not borrow	11001	МR	mc	n4
	SKLT	m, #n4	(m) – n4, skip if borrow	11011	МR	mc	n4
Rotation	RORC	r	$ \begin{array}{c} \rightarrow \text{CY} \rightarrow (r)_{\text{b3}} \rightarrow (r)_{\text{b2}} \rightarrow (r)_{\text{b1}} \rightarrow (r)_{\text{b0}} \end{array} \end{array} $	00111	000	0111	r
Transfer	LD	r, m	$(r) \leftarrow (m)$	01000	МR	mc	r
	ST	m, r	$(m) \leftarrow (r)$	11000	МR	mc	r
	MOV	@r, m	$\begin{array}{l} \mbox{if MPE = 1: (MP, (r)) \leftarrow (m)} \\ \mbox{if MPE = 0: (BANK, m_R, (r)) \leftarrow (m)} \end{array}$	01010	ШR	mc	r
		m, @r		11010	МR	mc	r
		m, #n4	(m) ← n4	11101	МR	mc	n4
	MOVTNote	DBF, @AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$, $DBF \leftarrow (PC)$, $PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	0001	0000

*

 \star

Note Exceptionally, two instruction cycles are required to execute the MOVT instruction.

Instruction	Mne-			Ir	structio	n code	
set	monic	Operand	Operation	Op code		Operanc	1
Transfer	PUSH	AR	$SP \leftarrow SP - 1$, $ASR \leftarrow AR$	00111	000	1101	0000
	POP	AR	$AR \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1100	0000
	PEEK	WR, rf	$WR \leftarrow (rf)$	00111	rf R	0011	rf c
	POKE	rf, WR	$(rf) \leftarrow WR$	00111	rf R	0010	r fc
	GET	DBF, p	DBF ← (p)	00111	рн	1011	p∟
	PUT	p, DBF	$(p) \leftarrow DBF$	00111	рн	1010	p∟
Branch	BR	addr	$PC_{\scriptscriptstyle 9\text{-}0} \gets addr$	01100		addr	
	@AR		$PC \leftarrow AR$	00111	000	0100	0000
Sub- routine			$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC_{9 \cdot 0} \leftarrow addr$	11100		addr	
@AR RET RETSK		@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$	00111	000	0101	0000
			$PC \leftarrow ASR, SP \leftarrow SP + 1$	00111	000	1110	0000
			$PC \leftarrow ASR, SP \leftarrow SP + 1 and skip$	00111	001	1110	0000
	RETI		$PC \leftarrow ASR, INTR \leftarrow INTSK, SP \leftarrow SP + 1$	00111	100	1110	0000
Interrupt	EI		$INTEF \leftarrow 1$	00111	000	1111	0000
	DI		$INTEF \leftarrow 0$	00111	001	1111	0000
Others	STOP	OP s STOP		00111	010	1111	s
	HALT	h	HALT	00111	011	1111	h
	NOP		No operation	00111	100	1111	0000

* 20.3 ASSEMBLER (AS17K) BUILT-IN MACRO INSTRUCTIONS

Legend

- flag n: FLG symbol
- <> : Characters enclosed in < > can be omitted.

	Mnemonic	Operand	Operation	n
	SKTn	flag 1, flag n	if (flag 1)-(flag n) = all "1", then skip	$1 \le n \le 4$
	SKFn	flag 1, …flag n	if (flag 1)-(flag n) = all "0", then skip	$1 \le n \le 4$
2 L	SETn	flag 1, […] flag n	(flag 1)-(flag n) \leftarrow 1	$1 \le n \le 4$
macro	CLRn	flag 1, […] flag n	(flag 1)-(flag n) $\leftarrow 0$	$1 \le n \le 4$
Built-in	NOTn	flag 1, …flag n	if (flag n) = "0", then (flag n) \leftarrow 1 if (flag n) = "1", then (flag n) \leftarrow 0	$1 \le n \le 4$
	INITFLG	<not> flag 1, ··· <<not> flag n></not></not>	if description = NOT flag n, then (flag n) \leftarrow 0 if description = flag n, then (flag n) \leftarrow 1	1 ≤ n ≤ 4
	BANKn		$(BANK) \leftarrow n$	n = 0

21. ASSEMBLER RESERVED WORDS

21.1 MASK OPTION PSEUDO INSTRUCTIONS

To create μ PD17132 programs, it is necessary to specify whether pins that can have pull-up resistors have pull-up resistors. This is done in the assembler source program using mask option pseudo instructions. To set the mask option, note that D17132.OPT file in the AS17120 (μ PD17132 device file) must be in the current directory at assembly time.

Specify mask options for the following pins:

- RESET pin
- Port 0D (P0D3, P0D2, P0D1, P0D0)
- Port 0E (P0E1, P0E0)

21.1.1 OPTION and ENDOP Pseudo Instructions

The block from the OPTION pseudo instruction to the ENDOP pseudo instruction is defined as the option definition block.

The format for the mask option definition block is shown below. Only the three pseudo instructions listed in Table 21-1 can be described in this block.

Format:

Symbol	Mnemonic	Operand	Comment
[label:]	OPTION		[;comment]
	•		
	•		
	•		
	ENDOP		

21.1.2 Mask Option Definition Pseudo Instructions

Table 21-1 lists the pseudo instructions which define the mask options for each pin.

Table 21-1	Mask Option	Definition	Pseudo	Instructions
------------	-------------	------------	--------	--------------

Pin	Mask option pseudo instruction	Number of operands	Parameter name
RESET	OPTRES	1	OPEN (without pull-up resistor) PULLUP (with pull-up resistor)
P0D3-P0D0	OPTP0D	4	OPEN (without pull-up resistor) PULLUP (with pull-up resistor)
P0E1, P0E0	OPTP0E	2	OPEN (without pull-up resistor) PULLUP (with pull-up resistor)

The OPTRES format is shown below. Specify the RESET mask option in the operand field.

Symbol	Mnemonic	Operand	Comment
[label:]	OPTRES	(RESET)	[;comment]

The OPTP0D format is shown below. Specify mask options for all pins of port 0D. Specify the pins in the operand field starting at the first operand in the order P0D₃, P0D₂, P0D₁, then P0D₀.

Symbol	Mnemonic	Operand	Comment
[label:]	OPTP0D	(P0D ₃),(P0D ₂),(P0D ₁),(P0D ₀)	[;comment]

The OPTP0E format is shown below. Specify mask options for all pins of port 0E. Specify the pins in the operand field starting at the first operand in the order P0E₁, then P0E₀.

Symbol	Mnemonic	Operand	Comment
[label:]	OPTP0E	(P0E1),(P0E0)	[;comment]

Example of describing mask options

RESET pin: Pull-up

P0D₃: Open, P0D₂: Open, P0D₁: Pull-up, P0D₀: Pull-up P0E₁: Pull-up, P0E₀: Open

Symbol	Mnemonic	Operand	Comment
; µPD17132			
Setting mask options:	OPTION		
;			
	OPTRES	PULLUP	
	OPTP0D	OPEN, OPEN, PULLUP, PULLUP	
	OPTP0E	PULLUP,OPEN	
;			
	ENDOP		

21.2 RESERVED SYMBOLS

The reserved symbols defined in the μ PD17132 device file (AS17120) are listed below.

System register (SYSREG)

Symbolic name	Attribute	Value	Read/ write	Description
AR3	MEM	0.74H	R	Bits 15 to 12 of the address register
AR2	MEM	0.75H	R/W	Bits 11 to 8 of the address register
AR1	MEM	0.76H	R/W	Bits 7 to 4 of the address register
AR0	MEM	0.77H	R/W	Bits 3 to 0 of the address register
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R/W	Bank register
IXH	MEM	0.7AH	R/W	Index register high
MPH	MEM	0.7AH	R/W	Data memory row address pointer high
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Index register middle
MPL	MEM	0.7BH	R/W	Data memory row address pointer low
IXL	MEM	0.7CH	R/W	Index register low
RPH	MEM	0.7DH	R/W	General register pointer high
RPL	MEM	0.7EH	R/W	General register pointer low
PSW	MEM	0.7FH	R/W	Program status word
BCD	FLG	0.7EH.0	R/W	BCD flag
CMP	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
Z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index enable flag

Data buffer (DBF)

Symbolic name	Attribute	Value	Read/ write	Description
DBF3	MEM	0.0CH	R/W	DBF bits 15 to 12
DBF2	MEM	0.0DH	R/W	DBF bits 11 to 8
DBF1	MEM	0.0EH	R/W	DBF bits 7 to 4
DBF0	MEM	0.0FH	R/W	DBF bits 3 to 0

Port register

Symbolic name	Attribute	Value	Read/ write	Description
P0E1	FLG	0.6FH.1	R/W	Port 0E bit 1
P0E0	FLG	0.6FH.0	R/W	Port 0E bit 0
P0A3	FLG	0.70H.3	R/W	Port 0A bit 3
P0A2	FLG	0.70H.2	R/W	Port 0A bit 2
P0A1	FLG	0.70H.1	R/W	Port 0A bit 1
P0A0	FLG	0.70H.0	R/W	Port 0A bit 0
P0B3	FLG	0.71H.3	R/W	Port 0B bit 3
P0B2	FLG	0.71H.2	R/W	Port 0B bit 2
P0B1	FLG	0.71H.1	R/W	Port 0B bit 1
P0B0	FLG	0.71H.0	R/W	Port 0B bit 0
P0C3	FLG	0.72H.3	R/W	Port 0C bit 3
P0C2	FLG	0.72H.2	R/W	Port 0C bit 2
P0C1	FLG	0.72H.1	R/W	Port 0C bit 1
P0C0	FLG	0.72H.0	R/W	Port 0C bit 0
P0D3	FLG	0.73H.3	R/W	Port 0D bit 3
P0D2	FLG	0.73H.2	R/W	Port 0D bit 2
P0D1	FLG	0.73H.1	R/W	Port 0D bit 1
P0D0	FLG	0.73H.0	R/W	Port 0D bit 0

Register file (control register)

Symbolic name	Attribute	Value	Read/ write	Description
SP	MEM	0.81H	R/W	Stack pointer
SIOEN	FLG	0.8AH.0	R/W	SIO enable flag
INT	FLG	0.8FH.0	R	INT pin status flag
PDRESEN	FLG	0.90H.0	R/W	Power-down reset enable flag
TMEN	FLG	0.91H.3	R/W	Timer enable flag
TMRES	FLG	0.91H.2	R/W	Timer reset flag
TMCK1	FLG	0.91H.1	R/W	Timer source count pulse flag bit 1
ТМСК0	FLG	0.91H.0	R/W	Timer source count pulse flag bit 0
TMOSEL	FLG	0.92H.0	R/W	P0D ₃ /TMOUT selection flag
SIOTS	FLG	0.9AH.3	R/W	SIO start flag
SIOHIZ	FLG	0.9AH.2	R/W	SO pin state
SIOCK1	FLG	0.9AH.1	R/W	Serial clock selection flag bit 1
SIOCK0	FLG	0.9AH.0	R/W	Serial clock selection flag bit 0

IP

Register file (control register)

(2/2)Read/ Symbolic Attribute Value Description name write CMPCH1 FLG 0.9CH.1 R/W Comparator input channel selection flag bit 1 CMPCH0 FLG 0.9CH.0 R/W Comparator input channel selection flag bit 0 CMPVREF3 FLG 0.9DH.3 R/W Comparator reference voltage selection flag bit 3 CMPVREF2 FLG 0.9DH.2 R/W Comparator reference voltage selection flag bit 2 CMPVREF1 FLG R/W 0.9DH.1 Comparator reference voltage selection flag bit 1 Comparator reference voltage selection flag bit 0 CMPVREF0 FI G 0.9DH.0 R/W CMPSTRT FLG 0.9EH.1 R/W Comparator start flag CMPRSLT FLG 0.9EH.0 R Comparison result flag IEGMD1 FLG 0.9FH.1 R/W INT pin edge detection selection flag bit 1 IEGMD0 FLG 0.9FH.0 R/W INT pin edge detection selection flag bit 0 P0C3IDI FLG 0.A3H.3 R/W P0C3 input port disable flag (P0C3/Cin3 selection) P0C2IDI FI G 0.A3H.2 R/W P0C2 input port disable flag (P0C2/Cin2 selection) P0C1IDI R/W FLG 0.A3H.1 P0C1 input port disable flag (P0C1/Cin1 selection) P0C0IDI FLG 0.A3H.0 R/W P0Co input port disable flag (P0Co/Cino selection) **P0BGIO** FLG 0.A4H.0 R/W P0B group input/output selection flag (1 = all P0Bs are output ports.) R/W IPSIO FLG 0.AFH.2 SIO interrupt enable flag IPTM FLG 0.AFH.1 R/W Timer interrupt enable flag FLG 0.AFH.0 R/W INT pin interrupt enable flag P0EBIO1 FLG 0.B2H.1 R/W P0E1 input/output selection flag (1 = output port) P0EBIO0 FLG 0.B2H.0 R/W P0E₀ input/output selection flag (1 = output port) P0DBIO3 FLG 0.B3H.3 R/W P0D₃ input/output selection flag (1 = output port) P0DBIO2 FLG 0.B3H.2 R/W P0D₂ input/output selection flag (1 = output port) P0DBIO1 FLG 0.B3H.1 R/W P0D1 input/output selection flag (1 = output port) P0DBIO0 FLG 0.B3H.0 R/W P0D₀ input/output selection flag (1 = output port) P0CBIO3 FLG 0.B4H.3 R/W P0C₃ input/output selection flag (1 = output port) R/W P0CBIO2 FLG 0.B4H.2 P0C₂ input/output selection flag (1 = output port) P0CBIO1 R/W FLG 0.B4H.1 P0C1 input/output selection flag (1 = output port) P0CBIO0 FLG 0.B4H.0 R/W P0C₀ input/output selection flag (1 = output port) FLG P0ABIO3 R/W 0.B5H.3 P0A₃ input/output selection flag (1 = output port) P0ABIO2 FLG 0.B5H.2 R/W P0A₂ input/output selection flag (1 = output port) P0ABIO1 0.B5H.1 R/W FLG P0A1 input/output selection flag (1 = output port) P0ABIO0 FLG R/W 0.B5H.0 P0A₀ input/output selection flag (1 = output port) IRQSIO FLG 0.BDH.0 R/W SIO interrupt request flag IRQTM FLG 0.BEH.0 R/W Timer interrupt request flag

INT pin interrupt request flag

58

IRQ

FLG

0.BFH.0

R/W

Peripheral hardware register

Symbolic name	Attribute	Value	Read/ write	Description
SIOSFR	DAT	01H	R/W	Peripheral address of the shift register
ТМС	DAT	02H	R	Peripheral address of the timer counter register
ТММ	DAT	03H	W	Peripheral address of the timer modulo register
AR	DAT	40H	R/W	Peripheral address of the address register for GET, PUT, PUSH, CALL, BR, MOVT, and INC instructions

Others

Symbolic name	Attribute	Value	Description
DBF	DAT	0FH	Fixed operand value for a PUT/GET/MOVT instruction
IX	DAT	01H	Fixed operand value for an INC instruction

Colu	umn address								
Row add	<i>i</i> ress Item	0	1	2	3	4	5	6	7
0 (8)	Symbol		S P 0						
	When reset		0 1 0 1						
	Read/ Write		R/W						
1 (9)	Symbol	0 0 0 0 E S E N	T T T T M M M M E R C C N E K K S 1 0	0 0 0 S E L					
(3)	When reset	0 0 0 0	1 0 0 0	0 0 0 0					
	Read/ Write	R/W	R/W	R/W					
2 (A)	Symbol				P P P P 0 0 0 0 C C C C 3 2 1 0 I I I I I D D D D D I I I I I	0 0 0 G 0 0 0 G			
	When reset				0 0 0 0	0 0 0 0			
	Read/ Write				R/W	R/W			
3 (B)	Symbol			P P 0 0 E E 0 0 B B I I O O 1 0	B B B B I I I I I O O O O	B B B B I I I I I O O O O	A A A A B B B B I I I I I		
	When reset			0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0		
	Read/ Write			R/W	R/W	R/W	R/W		

Fig. 21-1 Control Register Configuration (1/2)

Remark The address enclosed in parentheses apply when the AS17K assembler is used.

The names of all the flags in the control registers are assembler reserved words saved in the device file. Using these reserved words is useful in programming.

8	9	A	В	С	D	E	F
		S I O 0 0 0 E N					0 0 0
		0 0 0 0					0 0 0 Note
		R/W					R
		S S S S I I I I I O O O O T H C C S I K K Z 1 0		C C M M P P 0 C C H H 1 0	$ \begin{array}{cccc} C & C & C & C \\ M & M & M & M \\ P & P & P & P \\ V & V & V & V \\ R & R & R & R \\ E & E & E & E \\ F & F & F & F \\ 3 & 2 & 1 & 0 \\ \end{array} $	C C M M P P 0 0 S R T S R L T T	0 0 M M 1 0
		0 0 0 0		0 0 0 0	1 0 0 0	1 1 1	0 0 0 0
		R/W		R/W	R/W	R/W R	R/W
							I I I P P P S T 0 I M O
							0 0 0 0
			_ 1 1 1				R/W
					0 0 0 S O	0 0 0 T M	
					0 0 0 0	0 0 0 1	0 0 0 0
					R/W	R/W	R/W

Fig. 21-1 Control Register Configuration (2/2)

 \star Note The INT flag depends on the status of the INT pin.

22. ELECTRICAL CHARACTERISTICS (FOR BOTH THE μ PD17132 AND μ PD17132(A))

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

Parameter	Symbol	Conditions Rated value		Unit	
Supply voltage	Vdd			-0.3 to +7.0	V
Input voltage	Vı	P0A, P0B,	P0C, P0E1 ^{Note} , INT, RESET	-0.3 to VDD + 0.3	V
		P0D, P0Eo	When a built-in pull-up resistor is connected.	-0.3 to VDD + 0.3	V
			When a built-in pull-up resistor is not connected.	-0.3 to +10.0	1
Output voltage	Vo	P0A, P0B,	P0C, P0E1Note	-0.3 to VDD + 0.3	V
		P0D, P0Eo	When a built-in pull-up resistor is connected.	-0.3 to VDD + 0.3	V
			When a built-in pull-up resistor is not connected.	-0.3 to +10.0	
High-level output current	Іон	Each of PO	DA, P0B, and P0C	-5	mA
		Total of all	output pins	-20	mA
Low-level output current	lol	Each of PO	DA, P0B, and P0C	5	mA
		Each of PO	DD and P0E	30	mA
		Total of PC	0A, P0B, and P0C output pins	20	mA
		Total of PC	D and P0E output pins	60	mA
		Total of all	output pins	80	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C
Allowable dissipation	Pd	T _A = 85 °C	Plastic shrink DIP	155	mW
			Plastic SOP	95	mW

- **Note** The P0E₁ pin is an N-ch open-drain I/O pin. But it cannot be used as an intermediate-withstand-voltage port.
- Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

RECOMMENDED POWER VOLTAGE RANGE (TA = -40 to +85 °C)

Parameter	Conditions	Min.	Тур.	Max.	Unit
CPUNote		2.7		5.5	V
Power-on/power-down reset circuit	Rising time of the power voltage (V _{DD} $0 \rightarrow 2.7$ V): 4096tcy or less (fcc = 400 kHz to 2.4 MHz)	4.5		5.5	V

Note Excluding the power-on/power-down reset circuit

Remark tcy = 16/fcc (fcc: frequency of system clock oscillator)

System clock	oscillator	characteristics	$(T_A = -40)$	to +85 °C)
--------------	------------	-----------------	---------------	------------

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
System clock oscillation	fcc	V_{DD} = 4.5 to 5.5 V, Rosc = 10 k Ω	1.6	2	2.4	MHz
frequency		V_{DD} = 4.5 to 5.5 V, Rosc = 24 k Ω	0.8	1	1.2	MHz
		V_{DD} = 2.7 to 5.5 V, Rosc = 24 k Ω	0.6	1	1.2	MHz
		V_{DD} = 2.7 to 3.3 V, Rosc = 51 k Ω	400	500	600	kHz

 \star

Caution The tolerance of a resistance is not considered in the conditions.

DC CHARACTERISTICS (V_{DD} = 2.7 to 5.5 V, $T_A = -40$ to +85 °C)

Parameter	Symbol		Condition	IS	Min.	Тур.	Max.	Unit
High-level input voltage	VIH1	P0A, P0B,	P0C, P0D, P08		0.7Vdd		Vdd	V
	VIH2	RESET, SO	CK, SI, INT		0.8Vdd		Vdd	v
Low-level input voltage	VIL1	P0A, P0B, P0C			0		0.3Vdd	V
	VIL2	P0D, P0E,	RESET, SCK,	SI, INT	0		0.2Vdd	V
High-level output voltage	Vон	P0A, P0B,	POA, POB, POC $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ $V_{DD} = -1.0 \text{ mA}$		Vdd - 0.3			V
				V _{DD} = 2.7 to 4.5 V Іон = -0.5 mA	Vdd - 0.3			V
Low-level output voltage	Vol1	P0A, P0B, P0D, P0E	P0C,	V _{DD} = 4.5 to 5.5 V Io∟ = 1.0 mA			0.3	V
			-	V _{DD} = 2.7 to 4.5 V I _{OL} = 0.5 mA			0.3	V
	Vol2	P0D, P0E		V _{DD} = 4.5 to 5.5 V I _{OL} = 15 mA			1.0	V
				V _{DD} = 2.7 to 4.5 V I _{OL} = 15 mA			2.0	V
High-level input leakage current	Іцн	P0A, P0B, V _{IN} = V _{DD}	P0A, P0B, P0C, P0D, P0E VIN = VDD				3	μA
Low-level input leakage current	ILIL.	P0A, P0B, V _{IN} = 0 V	P0C, P0D, P08	Ē			-3	μA
High-level output leakage current	Ігон	P0A, P0B, Vout = Vdd	P0C, P0D, P08	E			3	μA
Low-level output leakage current	ILOL	Р0А, Р0В, Vout = 0 V	P0C, P0D, P0	E			-3	μA
Built-in pull-up resistor	Rpull	P0D, P0E,	RESET		50	100	200	kΩ
Power supply currentNote	IDD1	Operation	fcc = 2.0 MHz	VDD = 5 V ±10 %		0.9	2.0	mA
		mode		VDD = 3 V ±10 %		0.5	1.5	mA
			fcc = 1.0 MHz	V _{DD} = 5 V ±10 %		0.5	1.0	mA
				VDD = 3 V ±10 %		0.25	0.75	mA
			fcc = 500 kHz	V _{DD} = 5 V ±10 %		250	500	μA
				VDD = 3 V ±10 %		125	375	μA
	IDD2	HALT	fcc = 2.0 MHz	VDD = 5 V ±10 %		0.65	1.5	mA
		mode		V _{DD} = 3 V ±10 %		0.3	1.0	mA
			fcc = 1.0 MHz	V _{DD} = 5 V ±10 %		0.4	0.8	mA
				V _{DD} = 3 V ±10 %		0.15	0.5	mA
			fcc = 500 kHz	V _{DD} = 5 V ±10 %		200	300	μA
				VDD = 3 V ±10 %		100	200	μA
	Іддз	STOP				3.0	10	μA
		mode	$V_{DD} = 3 V \pm 10$			2.0	10	μA


Note This current excludes the current which flows through the comparator or built-in pull-up resistor.

AC CHARACTERISTICS (VDD = 2.7 to 5.5 V, $T_A = -40$ to +85 °C)


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CPU clock cycle time (instruction execution time)	tcy		6.6		41	μs
INT high/low level width	tinth,	V _{DD} = 4.5 to 5.5 V	10			μs
(external interrupt input)	tintl		50			μs
RESET low level width	trsl	V _{DD} = 4.5 to 5.5 V	10			μs
			50			μs

Remark tcy = 16/fcc (fcc: frequency of system clock oscillator)

Interrupt input timing




RESET input timing




Parameter	Symbol		Conditions		Min.	Тур.	Max.	Unit
SCK cycle time	tксү	tkcy $t_{VDD} = 4.5 \text{ to } 5.5 \text{ V}$			2.0			μs
		dul			10			μs
			R∟ = 1 kΩ, C∟ = 100 pF	V _{DD} = 4.5 to 5.5 V	8.0			μs
		Output			16			μs
		Out	Built-in pull-up resistor,	V _{DD} = 4.5 to 5.5 V	150			μs
			C∟ = 100 pF		300			μs
SCK high/low level	tкн,	Input	V _{DD} = 4.5 to 5.5 V		1.0			μs
width	tĸ∟				5.0			μs
			$R_L = 1 k\Omega$, $C_L = 100 pF$ $V_{DD} = 4.5 to 5.5 V$	tксү/2—0.6			μs	
		Output			tксү/2—1.2			μs
		Out	$ \begin{array}{c c} & & \\ \hline \\ \hline$	V _{DD} = 4.5 to 5.5 V	tксу/2—70			μs
				tксу/2—140			μs	
SI setup time (with respect to \overline{SCK})	tsıк				100			ns
SI hold time (with respect to \overline{SCK})	tĸsi				100			ns
Delay from $\overline{SCK}\downarrow$ to	t _{KSO} F	$R_L = 1 \ k\Omega, \ C_L = 100 \ pF$ $V_{DD} = 4.5 \ to \ 5.5 \ V_{DD}$		V _{DD} = 4.5 to 5.5 V			0.8	μs
SO							1.4	μs
				V _{DD} = 4.5 to 5.5 V			70	μs
		C∟ = 100 p	= 100 pF				140	μs

SERIAL TRANSFER OPERATION (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)

Remark RL and CL are a resistive load and a capacitive load for the output line.



Serial transfer timing



POWER-ON/POWER-DOWN RESET CIRCUIT CHARACTERISTICS (TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power voltage rise time when power-on reset is valid	t POR	$V_{DD} = 0 \rightarrow 2.7 \text{ V}$ Rising must start at 0 V.			4096tcy	μs
Voltage for power-down reset circuit	Vpdr	When PDRESEN = 1		3.5	4.5	V


COMPARATOR CHARACTERISTICS (VDD = 2.7 to 5.5 V, TA = -40 to +85 °C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Comparator input voltage	VAIN	Cino-Cin3, Vref	0		Vdd	V
range						
Resolution ^{Note 1}		VDD = 4.5 to 5.5 V		10	50	mV
					100	mV
Response time		Note 2			2tcy	μs

*


 $\ensuremath{\text{Notes1.}}$ Also applied to the condition that the internal reference voltage is used.


2. Time required for storing the comparison result in CMPRSLT after execution of the comparator start instruction (execution time not included). (16 μ s, when fcc = 2 MHz)




23. CHARACTERISTIC CURVES (FOR REFERENCE)

Resistance of an external resistor R $[k\Omega]$







Supply voltage VDD [V]




Idd vs Vdd




Caution Absolute maximum rating of the output current is -5 mA per pin.



Caution Absolute maximum rating of the output current is 5 mA per pin.



Caution Absolute maximum rating of the output current is 30 mA per pin.





Caution Absolute maximum rating of the output current is 30 mA per pin. The input voltage or output voltage of the P0E₁ pin must not be higher than V_{DD} + 0.3 V.

24. PACKAGE DRAWINGS

PACKAGE DRAWINGS OF MASS-PRODUCED PRODUCTS (1/2)

24 PIN PLASTIC SHRINK DIP (300 mil)





NOTE


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
А	23.12 MAX.	0.911 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
К	7.62 (T.P.)	0.300 (T.P.)
L	6.5	0.256
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		S24C-70-300B-1

Caution The ES is different from the corresponding mass-produced products in shape and material. See "ES PACKAGE DRAWINGS (1/2)."

PACKAGE DRAWINGS OF MASS-PRODUCED PRODUCTS (2/2)

24 PIN PLASTIC SOP (375 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
А	15.54 MAX.	0.612 MAX.
В	0.78 MAX.	0.031 MAX.
С	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
Е	0.1±0.1	0.004 ± 0.004
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
Н	10.3±0.3	$0.406^{+0.012}_{-0.013}$
I	7.2	0.283
J	1.6	0.063
к	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	0.12	0.005
N	0.15	0.006
Р	3° ^{+7°} -3°	3° ^{+7°} -3°


P24GM-50-375B-3

Caution The ES is different from the corresponding mass-produced products in shape and material. See "ES PACKAGE DRAWINGS (2/2)."

ES PACKAGE DRAWINGS (1/2)

24 PIN CERAMIC SHRINK DIP (300 mil) (FOR ES)





NOTES

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
А	24.0 MAX.	0.945 MAX.
В	2.3 MAX.	0.091 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.46±0.05	0.018±0.002
F	0.8 MIN.	0.031 MIN.
G	3.0±1.0	0.118±0.04
Н	1.0 MIN.	0.039 MIN.
I	2.7	0.106
J	4.3 MAX.	0.170 MAX.
К	7.62 (T.P.)	0.300 (T.P.)
L	7.5	0.295
М	0.25±0.05	$0.010^{+0.002}_{-0.003}$
N	0.25	0.01
R	0~15°	0~15°
		P24D-70-300B1-1

¹⁾ Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.

ES PACKAGE DRAWINGS (2/2)

24B-50B

***** 25. COMPARISON OF FUNCTIONS OF μ PD17120 SUB-SERIES

Ite	m	Product	μPD17120	μPD17121	μPD17132	μPD17133		
RC			1.5K	bytes	2K bytes			
RAM			64 × 4	•		4 bits		
Stack								
Oldok			Five levels of address stack One level of interrupt stack					
Instruction execution time (clock, operating voltage)			8 μs (2 MHz, 2.7 to 5.5 V) 4 μs (4 MHz, 2.7 to 5.5 V)		8 μs (2 MHz, 2.7 to 5.5 V)	2 μs (8 MHz, 4.5 to 5.5 V) 4 μs (4 MHz, 2.7 to 5.5 V)		
	CMOS I/C)			P0B, P0C)	,		
	Sense inp	out		1	(INT)			
I/O	N-ch ope	n-drain I/O	6 (P0D, P0E Withsta P0D pull-up resistor:	Mask option	6 POD, POE₀ Withstand voltage: 9 V POE₁ Withstand voltage: V _{DD}			
			P0E pull-up resistor: Mask option		P0D pull-up resistor: Mask option P0E pull-up resistor: Mask option			
Bui	l ilt-in pull-u	p resistance	100 ký TYP.					
	mparator		None		4			
(op	erating vo	ltage)			(V _{DD} = 2.7 to 5.5 V)			
	Reference	e voltage pin						
Tin	ner (8-bit)	1	1 (Timer output: TMOUT)					
Inte	errupt	External	1					
		Internal	2 (TM, SIO)					
SIC	2		1 (Clock-synchronous three-wire)					
Sta	and-by fund	ction	HALT, STOP					
Os	cillation se	ttling time		256 × 2	256 count			
Power-on/power-down reset circuit		ver-down reset	Built-in (Can be used in an application circuit where V _{DD} is 5 V ±10 %)	Built-in (Can be used in an application circuit where V_{DD} is 5 V ±10 %, fx is 400 kHz to 4 MHz)	Built-in (Can be used in an application circuit where V _{DD} is 5 V ±10 %)	Built-in (Can be used in an application circuit where V _{DD} is 5 V ±10 %, fx is 400 kHz to 4 MHz)		
Package			24-pin plastic shrink DIP (300 mil) 24-pin plastic SOP (375 mil)					
One-time PROM			μPD17P132	μPD17P133	μPD17P132	μPD17P133		

26. RECOMMENDED SOLDERING CONDITIONS

The conditions listed below shall be met when soldering the μ PD17132.

For details of the recommended soldering conditions, refer to our document *SMD Surface Mount Technology Manual* (C10535E).

Please consult with our sales offices in case any other soldering process is used, or in case soldering is done under different conditions.

Table 26-1 Soldering Conditions for Surface-Mount Devices

μ PD17132GT-xxx:	24-pin plastic SOP (375 mil)
μ PD17132GT(A)-xxx :	24-pin plastic SOP (375 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	 Peak package's surface temperature: 235 °C Reflow time: 30 seconds or less (at 210 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit: 7 daysNote (20 hours of pre-baking is required at 125 °C afterward.) <caution></caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking. 	IR35-207-2
VPS	Peak package's surface temperature: 215 °C Reflow time: 40 seconds or less (at 200 °C or more) Maximum allowable number of reflow processes: 2 Exposure limit: 7 daysNote (20 hours of pre-baking is required at 125 °C afterward.) <caution> Non-heat-resistant trays, such as magazine and taping trays, cannot be baked before unpacking.</caution>	VP15-207-2
Wave soldering	Temperature in the soldering vessel: 260 °C or less Soldering time: 10 seconds or less Number of soldering process: 1 Preheating temperature: 120 °C max. (measured on the package surface)Exposure limit:7 daysNote (20 hours of pre-baking is required at 125 °C afterward.)	WS60-207-1
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each side of device)	—

Note Exposure limit before soldering after dry-pack package is opened. Storage conditions: Temperature of 25 °C and maximum relative humidity at 65 % or less

Caution Do not apply more than a single process at once, except for "Partial heating method."

Table 26-2 Soldering Conditions for Through Hole Mount Devices

μ PD17132CS-xxx:24-pin plastic shrink DIP (300 mil) μ PD17132CS(A)-xxx:24-pin plastic shrink DIP (300 mil)

Soldering process	Soldering conditions
Wave soldering (only for terminals)	Solder temperature: 260 °C or less Flow time: 10 seconds or less
Partial heating method	Terminal temperature: 300 °C or less Flow time: 3 seconds or less (for each terminal)

Caution In wave soldering, apply solder only to the terminals. Care must be taken that jet solder does not come in contact with the main body of the package.

+

APPENDIX DEVELOPMENT TOOLS

The following support tools are available for developing programs for the μ PD17132.

Hardware

Name	Description
In-circuit emulator [IE-17K IE-17K-ETNote 1 EMU-17KNote 2	The IE-17K, IE-17K-ET, and EMU-17K are in-circuit emulators applicable to the 17K series. The IE-17K and IE-17K-ET are connected to the PC-9800 series (host machine) or IBM PC/AT TM through the RS-232-C interface. The EMU-17K is inserted into the extension slot of the PC-9800 series (host machine). Use the system evaluation board (SE board) corresponding to each product together with one of these in-circuit emulators. <i>SIMPLEHOST</i> TM , a man machine interface, implements an advanced debug environment. The EMU-17K also enables user to check the contents of the data memory in real time.
SE board (SE-17120)	The SE-17120 is an SE board for the μ PD17120 sub-series. It is used solely for evaluating the system. It is also used for debugging in combination with the in-circuit emulator.
Emulation probe (EP-17120CS)	The EP-17120CS is an emulation probe for the μ PD17120 sub-series. Use this emulation probe to connect the SE board to target system.
PROM programmer AF-9703Note 3 AF-9704Note 3 AF-9705Note 3 AF-9706Note 3	The AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers for the μ PD17P132. Use one of these PROM programmers with the program adapter, AF-9808M, to write a program into the μ PD17P132.
Program adapter (AF-9808MNote 3)	The AF-9808M is a socket unit for the μ PD17P132CS or μ PD17P132GT. It is used with the AF-9703, AF-9704, AF-9705, or AF-9706.

Notes 1. Low-end model, operating on an external power supply

- 2. The EMU-17K is a product of I.C Corporation. Contact I.C Corporation. (Tokyo, 03-3733-1163) for details.
- **3**. The AF-9703, AF-9704, AF-9705, AF-9706, and AF-9808M are products of Ando Electric Co., Ltd. Contact Ando Electric Co., Ltd. (Tokyo, 03-3733-1151) for details.

Software

Name	Description	Host machine	05	8	Distribution media	Part number	
17K series assembler	The AS17K is an assembler applicable to the 17K series.	PC-9800 series	MS-DOS [™]		5.25-inch, 2HD	μ\$5A10A\$17K	
(AS17K)	In developing μ PD17132 programs, AS17K is used in				3.5-inch, 2HD	μ\$5A13A\$17K	
	(AS17120).	IBM PC/AT	PC DC	DS™	5.25-inch, 2HC	μS7B10AS17K	
					3.5-inch, 2HC	μS7B13AS17K	
Device file (AS17120)	The AS17120 contains device files for the μ PD17120, μ PD17121, μ PD17132, and μ PD17133. It is used together with the assembler (AS17K), which is applicable to the 17K series.	PC-9800 series	MS-I	DOS	5.25-inch, 2HD	μS5A10AS17120	
					3.5-inch, 2HD	μS5A13AS17120	
		IBM PC/AT	PC	DOS	5.25-inch, 2HC	μS7B10AS17120	
					3.5-inch, 2HC	μS7B13AS17120	
Support software (SIMPLEHOST)	<i>SIMPLEHOST</i> , running on the Windows TM , provides man-	PC-9800 series	MS-DOS	Windows	5.25-inch, 2HD	μ\$5A10ΙΕ17Κ	
	machine-interface in develop- ing programs by using a				3.5-inch, 2HD	μ\$5A13IE17K	
	personal computer and the in- circuit emulator.	IBM PC/AT	PC DOS		5.25-inch, 2HC	μ\$7B10IE17K	
						3.5-inch, 2HC	μS7B13IE17K

Remark The following table lists the versions of the operating systems described in the above table.

OS	Versions
MS-DOS	Ver. 3.30 to Ver. 5.00ANote
PC DOS	Ver. 3.1 to Ver. 5.0 ^{Note}
Windows	Ver. 3.0 to Ver. 3.1

Note MS-DOS versions 5.00 and 5.00A and PC DOS Ver. 5.0 are provided with a task swap function. This function, however, cannot be used in these software packages. [MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany

Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1. Milano, Italy

Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

SIMPLEHOST is a trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.