

MOS INTEGRATED CIRCUIT $\mu PD43256B$

256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT

Description

The μ PD43256B is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM.

Battery backup is available. And A and B versions are wide voltage operations.

The μ PD43256B is packed in 28-pin plastic DIP, 28-pin plastic SOP and 28-pin plastic TSOP (I).

Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Wide voltage range (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Low Vcc data retention: 2.0 V (MIN.)
- /OE input for easy application

Part number	Access time	Operating supply	Operating ambient		Supply current				
	ns (MAX.)	voltage temperature At		At operating	At standby	At data retention			
		V	°C	mA (MAX.)	μA (MAX.)	μΑ (MAX.) Note1			
μPD43256B-xxL	70, 85	4.5 to 5.5	0 to 70	45	50	3			
μPD43256B-xxLL					15	2			
μPD43256B-Axx	85, 100 ^{Note2} , 120 ^{Note2}	3.0 to 5.5							
μPD43256B-Bxx Note2	100, 120, 150	2.7 to 5.5							

Notes 1. Ta \leq 40 °C, Vcc = 3.0 V

2. Access time: 85 ns (MAX.) (Vcc = 4.5 to 5.5 V)

Version X and P

This Data sheet can be applied to the version X and P. Each version is identified with its lot number. Letter X in the fifth character position in a lot number signifies version X, letter P, version P.



The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information


Part number	Package	Access time	Operating supply	Operating ambient	Remark
		ns (MAX.)	voltage	temperature	
			V	°C	
μPD43256BCZ-70L	28-pin Plastic	70	4.5 to 5.5	0 to 70	L version
μPD43256BCZ-85L	DIP (600 mil)	85			
μPD43256BCZ-70LL		70			LL version
μPD43256BCZ-85LL		85			
μPD43256BGU-70L	28-pin Plastic	70			L version
μPD43256BGU-85L	SOP (11.43 mm (450 mil))	85			
μPD43256BGU-70LL		70			LL version
μPD43256BGU-85LL		85			
μPD43256BGU-A85		85	3.0 to 5.5		A version
μPD43256BGU-A10		100			
μPD43256BGU-A12		120			
μPD43256BGU-B10		100	2.7 to 5.5		B version
μPD43256BGU-B12		120			
μPD43256BGU-B15		150			
μPD43256BGW-70LL-9JL	28-pin Plastic	70	4.5 to 5.5		LL version
μPD43256BGW-85LL-9JL	TSOP (I) (8 × 13.4)	85			
μPD43256BGW-A85-9JL	(Normal bent)	85	3.0 to 5.5		A version
μPD43256BGW-A10-9JL		100			
μPD43256BGW-A12-9JL		120			
μPD43256BGW-B10-9JL		100	2.7 to 5.5		B version
μPD43256BGW-B12-9JL		120			
μPD43256BGW-B15-9JL		150			
μPD43256BGW-70LL-9KL	28-pin Plastic	70	4.5 to 5.5		LL version
μPD43256BGW-85LL-9KL	TSOP (I) (8 × 13.4)	85			
μPD43256BGW-A85-9KL	(Reverse bent)	85	3.0 to 5.5		A version
μPD43256BGW-A10-9KL		100			
μPD43256BGW-A12-9KL		120			
μPD43256BGW-B10-9KL		100	2.7 to 5.5		B version
μPD43256BGW-B12-9KL		120			
μPD43256BGW-B15-9KL		150			



Pin Configurations (Marking Side)

/xxx indicates active low signal.

28-pin Plastic DIP (600 mil) [μPD43256BCZ-xxL] [μPD43256BCZ-xxLL]




A0 - A14 : Address inputs

I/O1 - I/O8 : Data inputs / outputs

/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply
GND : Ground

Remark Refer to Package Drawings for the 1-pin marking.

*



A0 - A14 : Address inputs I/O1 - I/O8 : Data inputs / outputs


/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply
GND : Ground

Remark Refer to Package Drawings for the 1-pin marking.

+


28-pin Plastic TSOP (I) (8×13.4) (Normal bent)

[μPD43256BGW-xxLL-9JL] [μPD43256BGW-Axx-9JL] [μPD43256BGW-Bxx-9JL]



28-pin Plastic TSOP (I) (8×13.4) (Reverse bent)

[μPD43256BGW-xxLL-9KL] [μPD43256BGW-Axx-9KL] [μPD43256BGW-Bxx-9KL]




A0 - A14 : Address inputs I/O1 - I/O8 : Data inputs / outputs

/CS : Chip Select
/WE : Write Enable
/OE : Output Enable
Vcc : Power supply
GND : Ground

Remark Refer to Package Drawings for the 1-pin marking.

Block Diagram



Truth Table

/CS	/OE	/WE	Mode	I/O	Supply current
Н	×	×	Not selected	High impedance	Isb
L	Н	Н	Output disable		ICCA
L	×	L	Write	Din	
L	L	Н	Read	D оит	

Remark x: Don't care



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 Note to +7.0	V
Input / Output voltage	VT		-0.5 Note to Vcc + 0.5	٧
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	T _{stg}		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD432	μPD43256B-xxL		μPD43256B-Axx		μPD43256B-Bxx	
			μPD43256B-xxLL						
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	VIH		2.2	Vcc+0.5	2.2	Vcc+0.5	2.2	Vcc+0.5	V
Low level input voltage	VIL		-0.3 Note	+0.8	-0.3 Note	+0.5	-0.3 Note	+0.5	V
Operating ambient temperature	TA		0	70	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	Vin = 0 V			5	pF
Input / Output capacitance	CI/O	V1/0 = 0 V			8	pF

Remarks 1. Vin: Input voltage

Vi/o: Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Parameter	Symbol	Test condition	μPD	43256B	-xxL	μPD4	43256B-	xxLL	Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}	-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	ILO	$V_{I/O} = 0 V \text{ to } V_{CC}, /OE = V_{IH} \text{ or }$	-1.0		+1.0	-1.0		+1.0	μΑ
		$/CS = V_{IH} \text{ or } /WE = V_{IL}$							
Operating	ICCA1	/CS = V _{IL} , Minimum cycle time, I _{I/O} = 0 mA			45			45	mA
supply current	ICCA2	/CS = VIL, II/O = 0 mA			10			10	
	Іссаз	/CS ≤ 0.2 V, Cycle = 1 MHz,			10			10	
		li/o = 0 mA, VIL \leq 0.2 V, VIH \geq Vcc $-$ 0.2 V							
Standby	lsв	/CS = VIH			3			3	mA
supply current	ISB1	/CS ≥ Vcc - 0.2 V		1.0	50		0.5	15	μΑ
High level	Vон1	lон = −1.0 mA	2.4			2.4			٧
output voltage	V _{OH2}	Iон = -0.1 mA	Vcc-0.5			Vcc-0.5			
Low level output voltage	Vol	IoL = 2.1 mA			0.4			0.4	٧

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of package types.

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Parameter	Symbol	Test condition			μPD	43256B	-Axx	μPD	43256B	-Bxx	Unit
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lμ	V _{IN} = 0 V to V _{CC}			-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	ILO	V _{I/O} = 0 V to V _{CC} , /OE = V _{IH} or			-1.0		+1.0	-1.0		+1.0	μА
		/CS = VIH or /WE = VIL									
Operating supply current	Icca1	/CS = VIL,	μΡΕ	043256B-Axx			45			-	mA
		Minimum cycle time,	μΡΕ	043256B-Bxx			-			45	
		I ₁ /0 = 0 mA		Vcc ≤ 3.3 V			_			20	
	ICCA2	/CS = VIL, II/O = 0 mA					10			10	
				Vcc ≤ 3.3 V			_			5	
	Іссаз	/CS ≤ 0.2 V, Cycle = 1 M	Hz, lı	/o = 0 mA,			10			10	
		$V_{IL} \le 0.2 \text{ V}, V_{IH} \ge V_{CC} - 0$.2 V	Vcc ≤ 3.3 V			_			5	
Standby supply current	Isa	/CS = VIH					3			3	mA
				Vcc ≤ 3.3 V			_			2	
	I _{SB1}	/CS ≥ Vcc – 0.2 V				0.5	15		0.5	15	μА
				Vcc ≤ 3.3 V			_		0.5	10	
High level output voltage	V _{OH1}	Iон = −1.0 mA, Vcc ≥ 4.5	V		2.4			2.4			V
		IoH = -0.5 mA, Vcc < 4.5	V		2.4			2.4			
	V _{OH2}	Iон = -0.1 mA			_			_			
		Іон = -0.02 mA		Vcc-0.1			Vcc-0.1				
Low level output voltage	Vol	IoL = 2.1 mA, Vcc ≥ 4.5 V				0.4			0.4	٧	
		loL = 1.0 mA, Vcc < 4.5 V					0.4			0.4	
	V _{OL1}	IoL = 0.02 mA					0.1			0.1	

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless of package types.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

[μ PD43256B-70L, μ PD43256B-85L, μ PD43256B-70LL, μ PD43256B-85LL]

Input Waveform (Rise and Fall Time ≤ 5 ns)




Output Waveform



Output Load


AC characteristics with notes should be measured with the output load shown in Figure 1 and Figure 2.




Remark CL includes capacitance of the probe and jig, and stray capacitance.

[μ PD43256B-A85, μ PD43256B-A10, μ PD43256B-A12, μ PD43256B-B10, μ PD43256B-B12, μ PD43256B-B15]

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1TTL + 100 pF



Read Cycle (1/2)

Parameter	Symbol		Vcc≥	4.5 V		Unit	Condition
		μPD432	256B-70	μPD432			
				μPD43256B-	A85/A10/A12		
				μPD43256B-	B10/B12/B15		
		MIN.	MAX.	MIN.	MIN. MAX.		
Read cycle time	trc	70		85		ns	
Address access time	t AA		70		85	ns	Note 1
/CS access time	tacs		70		85	ns	
/OE access time	toe		35		40	ns	
Output hold from address change	tон	10		10		ns	
/CS to output in low impedance	tcLz	10		10		ns	Note 2
/OE to output in low impedance	tolz	5		5		ns	
/CS to output in high impedance	tснz		30		30	ns	
/OE to output in high impedance	tонz		30		30	ns	

- **Notes 1.** See the output load shown in **Figure 1** except for μ PD43256B-Axx, μ PD43256B-Bxx.
 - 2. See the output load shown in **Figure 2** except for μ PD43256B-Axx, μ PD43256B-Bxx.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Read Cycle (2/2)

Parameter	Symbol			Vcc ≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
		μPD432	PD43256B-A85 μPD43256B-A10			μPD432	μPD43256B-A12 μPD43256B-B10 μ			μPD43256B-B12 μPD43256B-B15					dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	t AA		85		100		120		100		120		150	ns	Note
/CS access time	t ACS		85		100		120		100		120		150	ns	
/OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CS to output in low impedance	tcLZ	10		10		10		10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		5		5		5		ns	
/CS to output in high impedance	t cHZ		35		35		40		35		40		50	ns	
/OE to output in high impedance	tонz		35		35		40		35		40		50	ns	

Note Loading condition is 1TTL + 100 pF

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.



Write Cycle (1/2)

Parameter	Symbol		Vcc ≥	≥ 4.5 V		Unit	Condition
		μPD43	256B-70	μPD432			
				μPD43256B-	A85/A10/A12		
				μPD43256B-	B10/B12/B15		
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		ns	
/CS to end of write	tcw	50		70		ns	
Address valid to end of write	taw	50		70		ns	
Write pulse width	t wp	55		60		ns	
Data valid to end of write	tow	30		35		ns	
Data hold time	tон	0		0		ns	
Address setup time	tas	0		0		ns	
Write recovery time	twr	0		0		ns	
/WE to output in high impedance	twнz		30		30	ns	Note
Output active from end of write	tow	10		10		ns	

Note See the output load shown in **Figure 2** except for μ PD43256B-Axx, μ PD43256B-Bxx.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Write Cycle (2/2)

Parameter	Symbol			Vcc ≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
		μPD43256B-A85		μPD43256B-A10		μPD432	56B-A12	μPD432	56B-B10	μPD432	56B-B12	μPD43256B-B15			dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		100		120		150		ns	
/CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to end of write	taw	70		70		90		70		90		100		ns	
Write pulse width	t wp	60		60		80		60		80		90		ns	
Data valid to end of write	t DW	60		60		70		60		70		80		ns	
Data hold time	tон	0		0		0		0		0		0		ns	
Address setup time	t AS	0		0		0		0		0		0		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
/WE to output in high impedance	twnz		30		35		40		35		40		50	ns	Note
Output active from end of write	tow	10		10		10		10		10		10		ns	

Note Loading condition is 1TTL + 100 pF


Remark These AC characteristics are in common regardless of package types.

Write Cycle Timing Chart 1 (/WE Controlled)



- Cautions 1. /CS or /WE should be fixed to high level during address transition.
 - 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.
- Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.
 - 2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
 - 3. If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 (/CS Controlled)



Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CS and a low level /WE.


Low Vcc Data Retention Characteristics (T_A = 0 to 70 °C)

		•							
Parameter	Symbol	Test Condition	μPD43256B-xxL		μPD43256B-xxLL		Unit		
						μPD43256B-Axx			
						μPD43256B-Bxx			
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Data retention supply voltage	Vccdr	/CS ≥ Vcc - 0.2 V	2.0		5.5	2.0		5.5	V
Data retention supply current	ICCDR	Vcc = 3.0 V, /CS ≥ Vcc – 0.2 V		0.5	20 Note1		0.5	7 ^{Note2}	μΑ
Chip deselection to data retention mode	t cdr		0			0			ns
Operation recovery time	tr		5			5			ms

Notes 1. $3 \mu A (T_A \le 40 \, ^{\circ}C)$

2. $2 \mu A (T_A \le 40 \, ^{\circ}C)$, $1 \mu A (T_A \le 25 \, ^{\circ}C)$

Data Retention Timing Chart





Note A version: 3.0 V, B version: 2.7 V


Remark The other pins (Address, /OE, /WE, I/O) can be in high impedance state.

Package Drawings

28 PIN PLASTIC DIP (600 mil)








NOTES

- Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	38.10 MAX.	1.500 MAX.
В	2.54 MAX.	0.100 MAX.
С	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	1.2 MIN.	0.047 MIN.
G	3.6±0.3	0.142±0.012
Н	0.51 MIN.	0.020 MIN.
T	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	0.25 ^{+0.10} -0.05	$0.010^{+0.004}_{-0.003}$
N	0.25	0.01
R	0-15°	0-15°


P28C-100-600A1-1


* 28-PIN PLASTIC SOP [11.43 mm (450 mil)]



detail of lead end








NOTE

Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
Α	$18.0^{+0.6}_{-0.05}$
В	1.27 MAX.
С	1.27 (T.P.)
D	$0.42^{+0.08}_{-0.07}$
E	0.2±0.1
F	2.95 MAX.
G	2.55±0.1
Н	11.8±0.3
- 1	8.4±0.1
J	1.7±0.2
K	0.22±0.05
L	0.7±0.2
М	0.12
N	0.10
Р	3°+7°


P28GU-50-450A-3


★ 28-PIN PLASTIC TSOP(I) (8x13.4)



detail of lead end








NOTES

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 8.4mm MAX.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22^{+0.08}_{-0.07}$
G	1.0
Н	12.4±0.2
1	11.8±0.1
J	0.8±0.2
K	$0.145^{+0.025}_{-0.015}$
L	0.5±0.1
М	0.08
N	0.10
Р	13.4±0.2
Q	0.1±0.05
R	3°+7° -3°
S	1.2 MAX.


P28GW-55-9JL-2


★ 28-PIN PLASTIC TSOP(I) (8x13.4)



detail of lead end







NOTE

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash: 8.4mm MAX.)

ITEM	MILLIMETERS
Α	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22^{+0.08}_{-0.07}$
G	1.0
Н	12.4±0.2
ı	11.8±0.1
J	0.8±0.2
К	$0.145^{+0.025}_{-0.015}$
L	0.5±0.1
М	0.08
N	0.10
Р	13.4±0.2
Q	0.1±0.05
R	3°+7° -3°
S	1.2 MAX.
	DOCOM EE OKL O

P28GW-55-9KL-2



Recommended Soldering Conditions

The following conditions (See table below) must be met when soldering μ PD43256B. For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

Types of Surface Mount Device

```
\muPD43256BGU-xxL: 28-pin Plastic SOP (11.43 mm (450 mil)) \muPD43256BGU-xxLL: 28-pin Plastic SOP (11.43 mm (450 mil)) \muPD43256BGU-Axx: 28-pin Plastic SOP (11.43 mm (450 mil)) \muPD43256BGU-Bxx: 28-pin Plastic SOP (11.43 mm (450 mil)) \muPD43256BGW-xxLL-9JL: 28-pin Plastic TSOP (I) (8 × 13.4) (Normal bent) \muPD43256BGW-xxLL-9KL: 28-pin Plastic TSOP (I) (8 × 13.4) (Reverse bent) \muPD43256BGW-Axx-9JL: 28-pin Plastic TSOP (I) (8 × 13.4) (Normal bent) \muPD43256BGW-Axx-9KL: 28-pin Plastic TSOP (I) (8 × 13.4) (Reverse bent) \muPD43256BGW-Bxx-9JL: 28-pin Plastic TSOP (I) (8 × 13.4) (Normal bent) \muPD43256BGW-Bxx-9JL: 28-pin Plastic TSOP (I) (8 × 13.4) (Reverse bent)
```

Please consult with our sales offices.

Types of Through Hole Mount Device

 μ PD43256BCZ-xxL: 28-pin Plastic DIP (600 mil) μ PD43256BCZ-xxLL: 28-pin Plastic DIP (600 mil)

Soldering process	Soldering conditions		
Wave soldering (only to leads)	Solder temperature: 260 °C or below,		
	Flow time: 10 seconds or below		
Partial heating method	Terminal temperature : 300 °C or below,		
	Time: 3 seconds or below (Per one lead)		

Caution Do not jet molten solder on the surface of package.

NEC μ PD43256B

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
 consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
 this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
 rights of third parties by or arising from use of a device described herein or any other liability arising from use
 of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
 intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
 - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8