MOS INTEGRATED CIRCUIT μ PD72107

LAP-B CONTROLLER

Link Access Procedure Balanced mode

The μ PD72107 is an LSI that supports LAP-B protocol specified by the ITU-T recommended X.25 on a single chip.

FEATURES

NEC

- Complied with ITU-T recommended X.25 (LAP-B84 edition)
- HDLC frame control
- Sequence control
- Flow control
- ITU-T recommended X.75 supported
- TTC standard JT-T90 supported
- Optional functions
 Option frame
 Global address frame
 Error check deletion frame
- Powerful test functions
 Data loopback function
 Loopback test link function
 Frame trace function
- Abundant statistical information
- Detailed mode setting function
- Modem control function
- On-chip DMAC (Direct Memory Access Controller) 24-bit address
 Byte/word transfer enabled (switch with external pin)


ORDERING INFORMATION

Part Number	Package
μPD72107CW	64-pin plastic shrink DIP (750 mils)
μPD72107GC-3B9	80-pin plastic QFP (14 x 14 mm)
μPD72107L	68-pin plastic QFJ (950 x 950 mils)

- Memory-based interface Memory-based command Memory-based status Memory-based transmit/receive data
- MAX.4 Mbps serial transfer rate
- NRZ, NRZI coding

The information in this document is subject to change without notice.

BLOCK DIAGRAM




Name	Function
Bus interface	An interface between the μ PD72107 and external memory or external host processor
Internal controller	Manages LAP-B protocol including control of the DMAC block, transmitter block, and receiver block
DMAC (Direct Memory Access Controller)	Controls the transfer of data on the external memory to the internal controller or transmitter block, and controls the writing of data in the internal controller or receiver block to the external memory
TxFIFO	A 16-byte buffer for when transmit data is sent from the DMAC to the transmitter block
RxFIFO	A 32-byte buffer for when receive data is sent from the receiver block to the DMAC
Transmitter	Converts the contents of TxFIFO into an HDLC frame and transmits it as serial data
Receiver	Receives HDLC frame and writes internal data to RxFIFO
Internal bus	An 8-bit address bus and 8-bit data bus that connect the internal controller, DMAC, FIFO, serial block, and bus interface block

PIN CONFIGURATION (Top View)


64-pin plastic shrink DIP (750 mils)

μPD72107CW




80-pin plastic QFP (14×14 mm)

µPD72107GC-3B9



68-pin plastic QFJ (950 \times 950 mils)

 μ PD72107L



1. PINS

1.1 Pin Functions

Pin Name	SDIP	QFP	QFJ	I/O	Active	Function
	Pin No.	Pin No.	Pin No.		Level	
Vcc	47	68	50	-	_	+5 V power supply
		70	51			
GND	14	27	15	-	-	Ground (0 V)
	51	28	16			Note that there is more than one ground pin.
		74	55			
CLK	13	26	14	I	_	System clock input
(Clock)						Input clock of 1 MHz to 8.2 MHz.
RESET	8	22	10	I	L	Initializes the internal μ PD72107. Active width of
(Reset)						more than 7 CLK clock cycles is required (clock
						input is required).
						After reset, this pin becomes a bus slave.
PU	12	25	13	I	-	Pull up to high level when using in normal operation.
(Pull Up)						
CS	48	71	52	I	L	When bus master
(Chip Select)						Set to disable.
						When bus slave
						Read/write operation from the host processor at low
						level is enabled.
MRD	52	75	56	0	L	When bus master
(Memory Read)				3-state		Reads the data of the external memory at low level.
						When bus slave
						High impedance
MWR	53	76	57	0	L	When bus master
(Memory Write)				3-state		Writes the data to the external memory at low level.
						When bus slave
						High impedance
IORD	49	72	53	I	L	This pin is used when the external host processor
(I/O Read)						reads the contents of the internal registers of the
						μPD72107.
IOWR	50	73	54	I	L	This pin is used when the external host processor
(I/O Write)						writes the data to the internal registers of the
						μPD72107.
ASTB	60	5	64	0	н	This pin is used to latch the address output from
(Address Strobe)						the μ PD72107 externally.

Pin Name	SDIP Pin No.	QFP Pin No.	QFJ Pin No.	I/O	Active Level			Functio	n	
NC	9	1, 7,	1	_	_	Use this	pin ope	n.		
(No Connection)		11, 15,	5							
		20, 21,	35							
		29, 40,								
		41, 50,								
		51, 55,								
		61, 69,								
		80								
IC	1	12	2	-	-	Do not co	onnect a	anything to	this pin.	
(Internally	7	19	9							
Connected)	10	23	11							
UBE	54	77	58	I/O	L/H	When bus	s maste	er (output)		
(Upper Byte				3-state		The signa	al outpu	t from this p	oin changes according	
Enable)						to the input value of the \overline{B}/W pin.				
						• Byte transfer mode $(\overline{B}/W = 0)$				
						UBE is always high impedance.				
						• Word tra	ansfer r	node (B /W	= 1)	
						Indicate	s that v	alid data is	either in pins D0 to D7	
						or pins	A16D8	to A23D15	(or both).	
						UBE	A0	D0 to D7	A16D8 to A23D15	
						0	0	0	0	
						0	1	×	0	
						1	0	0	×	
						1	1	×	×	
						When bus	s slave	(input)		
									nd indicates that valid	
						data is ei	ither in	pins D0 to	D7 or pins A16D8 to	
						A23D15.				
						UBE	A0	D0 to D7	A16D8 to A23D15	
						0	0	0	×	
						0	1	×	0	
						1	0	0	×	
						1	1	0	×	

Pin Name	SDIP	QFP Din No	QFJ Pin No.	I/O	Active	Function
B/W	Pin No.	Pin No.	-		Level	Charifies the data has that appeared the outerna
	11	24	12	I	L/H	Specifies the data bus that accesses the externa
(Byte/Word)						memory when bus master.
						B/W = 0 Byte units (8 bits)
						B/W = 1 Word units (16 bits)
						After power-on, fix the status of the B/W pin.
						In the case of word access, the lower data bus is th
						contents data of even addresses.
READY	59	4	63	I	н	An input signal that is used to extend the \overline{MRD} an
(Ready)						\overline{MWR} signal widths output by the μ PD72107 t
						adapt to low-speed memory. When the READ
						signal is low level, the \overline{MRD} and \overline{MWR} signal
						maintain active low. Do not change the READ
						signal at any time other than the specified setur
						hold time.
HLDRQ	57	2	61	0	н	A hold request signal to the external host processo
(Hold Request)						When a DMA operation is performed in the μ PD72107
						this signal is activated to switch from bus slave t
						bus master.
HLDAK	58	3	62	I	н	A hold acknowledge signal from the external hos
(Hold Acknowledge)						processor. When the μ PD72107 detects that thi
						signal is active, the bus slave switches to bu
						master, and a DMA operation is started.
AEN	61	6	65	0	н	When bus master, this signal enables the latche
(Address Enable)						higher addresses and outputs them to system ac
· · · · · ·						dress bus. This signal is also used for disablin
						other system bus drivers.
A0, A1	15, 16	30, 31	17, 18	I/O	_	Bidirectional 3-state address lines.
····, · · ·	,		,	3-state		When bus master (output)
				e etate		Indicate the lower 2-bit addresses of memory access
						When bus slave (input)
						Input addresses when the external host processo
A2 to A1E	17 to 20	22 to 47	19 to 32	0		I/O accesses the μ PD72107.
A2 to A15	17 to 30	32 to 47	19 to 32	0	_	When bus master
		(except		3-state		Output bit 2 to bit 15 of memory access addresses
		40, 41)				When bus slave
						Become high impedance.

Pin Name	SDIP Pin No.	QFP Pin No.	QFJ Pin No.	I/O	Active Level	Function
A16D8 to A23D15	31 to 38	· · ·	33 to 41 (except 35)	I/O 3-state	_	Bidirectional 3-state address/data buses. Multiplex pins of the higher 16 bits to 23 bits of addresses
D0 to D7	39 to 46	51, 55) 59 to 67 (except 61)	42 to 49	I/O 3-state		and the higher 8 bits to 15 bits of data. Bidirectional 3-state data buses. When bus master When writing to external memory, these pins become
						When bus slave Usually, these pins become high impedance. When the external host processor reads I/O of the µPD72107,
CRQ (Command Request)	62	8	66	I	Н	the internal register data is output. A signal requesting command execution to the μ PD72107 by the external host processor. The μ PD72107 starts fetching commands from on the external memory at the rising edge of this signal.
INT (Interrupt)	55	78	59	0	Н	An interrupt signal from the μ PD72107 to the external host processor.
CLRINT (Clear Interrupt)	56	79	60	I	н	A signal inactivating the INT signal being output by the μ PD72107. The μ PD72107 generates the CLRINT signal in the LSI internal circuit at the rising edge of this signal, and forcibly makes the INT output signal low.
CTS (Clear To Send)	6	18	8		-	A general-purpose input pin. The μ PD72107 reports the "CTS pin change detection status" to the external host processor when the input level of this pin is changed in the general- purpose input/output pin support (setting RSSL to 1 by the "system initialization command"). The change of input level is recognized only when the same level is sampled twice in succession after sampling in 8-ms cycles and detecting the change. Moreover, when the external host processor issues a "general-purpose input/output pin read command" to the μ PD72107, the μ PD72107 reports the pin information of this pin to the external host processor by a "general-purpose input/output pin read response status". The change can be detected even in the clock input stop status of TxC and RxC.

	SDIP	QFP	QFJ		Active	Freeditor
Pin Name	Pin No.	Pin No.	Pin No.	I/O	Level	Function
RTS	64	10	68	0	-	A general-purpose output pin.
(Request To Send)						The output value of this pin can be changed by
						issuing an \overline{RTS} pin write command" from the external
						host processor to the μ PD72107. Moreover, when
						the external host processor issues a "general-purpose
						input/output pin read command" to the μ PD72107,
						the μ PD72107 reports the pin information of this pin
						to the external host processor by a "general-purpose
						input/output pin read response status".
CD	63	9	67	I	-	A general-purpose input pin.
(Carrier Detect)						The μ PD72107 reports the " $\overline{\text{CD}}$ pin change detection
						status" to the external host processor when the
						input level of this pin is changed in the general-
						purpose input/output pin support (setting RSSL to
						1 by the "system initialization command"). The
						change of input level is recognized only when the
						same level is sampled twice in succession after
						sampling in 8-ms cycles and detecting the change.
						Moreover, when the external host processor issues
						a "general-purpose input/output pin read command"
						to the μ PD72107, the μ PD72107 reports the pin
						information of this pin to the external host processor
						by a "general-purpose input/output pin read response
						status".
						The change can be detected even in the clock input
T-D		47				stop status of TxC and RxC.
TxD	5	17	7	0	_	A serial transmit data output pin.
(Transmit Data)	4	16	6	I/O		When CLK is set to 01 or 10 by "operation mode
(Transmit Clock)	-		Ū	3-state		setting LCW" (output)
				0 State		Outputs a clock that divides by 16 the input signal
						of the RxC pin or CLK pin made by the μ PD72107.
						Caution TxC becomes input because CLK = 00
						is the default after reset. It becomes
						output after setting CLK to 01 or 10 by
						"operation mode setting LCW".
						When CLK is set to 00 by "operation mode setting
						LCW" (input)
						Inputs transmit clock externally.
						inpute transmit clock externally.

Remark LCW: abbreviation for Link Command Word

Pin Name	SDIP Pin No.	QFP Pin No.	QFJ Pin No.	I/O	Active Level	Function
RxD (Receive Data)	3	14	4	I	_	A serial receive data input pin.
RxC (Receive Clock)	2	13	3	Ι	-	 When CLK is set to 01 or 10 by "operation mode setting LCW" Sixteen times the clock input of the transmit/receive clock for the on-chip DPLL of the μPD72107 When CLK is set to 00 by "operation mode setting LCW" One time the clock input of the receive clock

Remark LCW: abbreviation for Link Command Word

1.2 Pin Status after Reset of μ PD72107

The status of the output pins and input/output pins after reset in the μ PD72107 is as shown in Table 1-1.

	Pin Number		Pin Name	1/0	During Reset
64-pin SDIP	80-pin QFP	68-pin QFJ	Pin Name	I/O	During Reset
4	16	6	TxC	I/ONote	High impedance
5	17	7	TxD	0	Н
15, 16	30, 31	17, 18	A0, A1	I/O ^{Note}	High impedance
17 to 30	32 to 47 (except 40, 41)	19 to 32	A2 to A15	ONote	High impedance
31 to 38	48 to 58 (except 50, 51, 55)	33 to 41 (except 35)	A16D8 to A23D15	I/ONote	High impedance
39 to 46	59 to 67 (except 61)	42 to 49	D0 to D7	I/ONote	High impedance
52	75	56	MRD	ONote	High impedance
53	76	57	MWR	O ^{Note}	High impedance
54	77	58	UBE	I/O ^{Note}	High impedance
55	78	59	INT	0	L
57	2	61	HLDRQ	0	L
60	5	64	ASTB	0	L
61	6	65	AEN	0	L
64	10	68	RTS	0	Н

Table 1-1. Pin Status after Reset

Note 3-state

Remarks 1. The status after reset is released is the same as the status during reset.

2. Input low level to the $\overline{\text{RESET}}$ pin for more than 7 clocks of the system clock.

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	Vdd		-0.5 to +7.0	V
Input voltage	Vi		-0.5 to VDD + 0.3	V
Output voltage	Vo		-0.5 to V _{DD} + 0.3	V
Operating ambient temperature	TA		-40 to +85	°C
Storage temperature	Tstg		-40 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

DC Characteristics (T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, low	VILC	CLK pin	-0.5		+0.8	V
	Vı∟	Other pins	-0.5		+0.8	V
Input voltage, high	Vінс	CLK and PU pins	+3.3		Vdd + 0.3	V
	Vін	Other pins	+2.2		Vdd + 0.3	V
Output voltage, low	Vol	lo∟ = 2.5 mA			0.4	V
Output voltage, high	Vон	Іон = -400 <i>µ</i> А	$0.7 imes V_{DD}$			V
Power supply current	lod	At operation		20	50	mA
Input leakage current	lu	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{DD}}$			±10	μA
Output leakage current	Ilo	$0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DD}}$			±10	μA

Capacitance (T_A = +25 $^{\circ}$ C, V_{DD} = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	С	fc = 1 MHz	_	8	15	pF
Output capacitance	Co	Unmeasured pins returned to 0 V	_	8	15	pF
I/O capacitance	Сю		_	8	20	pF

AC Characteristics (T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)

When bus master (1)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
CLK cycle time	tсүк		121	1000	ns
CLK low-level time	tкк∟		50		ns
CLK high-level time	tккн		50		ns
CLK rise time	tкr	1.5 – 3.0 V		10	ns
CLK fall time	tкғ	3.0 – 1.5 V		10	ns

Load condition




C∟ includes jig capacitance.

Caution If the load capacitance exceeds 50 pF due to the configuration of the circuit, keep the load capacitance of this device to within 50 pF by inserting a buffer or by some other means.


Remark DUT: device under test

AC test input/output waveform (except clock)



When bus master (2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
HLDRQ \uparrow delay time (vs. CLK \downarrow)	tрнан			100	ns
HLDRQ \downarrow delay time (vs. CLK \uparrow)	t dhql			100	ns
HLDAK setup time (vs. CLK ↑)	tsна		35		ns
HLDAK hold time (vs. CLK ↑)	tнна		20		ns
AEN \uparrow delay time (vs. CLK \downarrow)	t daeh			100	ns
AEN \downarrow delay time (vs. CLK \uparrow)	t dael			100	ns
ASTB \uparrow delay time (vs. CLK \uparrow)	tdstн			70	ns
ASTB high-level width	tsтsтн		tккн—15		ns
ASTB \downarrow delay time (vs. CLK \downarrow)	t dstl			100	ns
ADR/UBE/MRD/MWR delay time (vs. CLK ↑)	t da			100	ns
ADR/UBE/MRD/MWR float time (vs. CLK ↑)	t fa			70	ns
ADR setup time (vs. ASTB \downarrow)	t sast		tккн–35		ns
ADR hold time (vs. ASTB \downarrow)	t hsta		tкк∟–20		ns
$\overline{\text{MRD}} \downarrow \text{delay time (vs. ADR float)}$	t dar		0		ns
$\overline{\mathrm{MRD}}\downarrow$ delay time (vs. CLK \uparrow)	t drl			70	ns
MRD low-level width	trrl2		2tсүк–50		ns
$\overline{\text{MRD}}$ \uparrow delay time (vs. CLK \uparrow)	t drh			70	ns
Data setup time (vs. MRD ↑)	tsdr		100		ns
Data hold time (vs. MRD ↑)	t HRD		0		ns
$\overline{\rm MWR}\downarrow$ delay time (vs. CLK \uparrow)	towl			70	ns
MWR low-level width	twwL2		2tсүк–50		ns
$\overline{\rm MWR}$ \uparrow delay time (vs. CLK \uparrow)	towн			70	ns
READY setup time (vs. CLK \uparrow)	tsry		35		ns
READY hold time (vs. CLK ↑)	thry		20		ns



When bus master




15

When bus slave (1)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
IOWR low-level width	tww∟		100		ns
CS low-level hold time (vs. IOWR ↑)	t Hwcs		0		ns
ADR/ $\overline{\text{UBE}}/\overline{\text{CS}}$ low-level setup time (vs. $\overline{\text{IOWR}} \downarrow$)	tsaw		0		ns
ADR/ $\overline{\text{UBE}}$ hold time (vs. $\overline{\text{IOWR}}$ \uparrow)	thwa		0		ns
Data setup time (vs. IOWR ↑)	tsow		100		ns
Data hold time (vs. IOWR ↑)	t HWD		0		ns
IORD low-level width	t rrl		150		ns
ADR/CS low-level setup time (vs. IORD ↓)	t sar		35		ns
ADR/CS low-level hold time (vs. IORD ↑)	thra		0		ns
Data delay time (vs. $\overline{\text{IORD}} \downarrow$)	t drd			120	ns
Data float time (vs. IORD ↑)	t FRD		10	100	ns
RESET low-level width	t rstl		7t сүк		ns
V _{DD} setup time (vs. RESET ↑)	tsvdd		1000		ns
RESET ↑ –1st • IOWR/IORD	tsywr		2t сүк		ns
IOWR/IORD recovery time	t rvwr		200		ns

When bus slave




When bus slave (2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
IOWR/IORD high-level setup time (vs. HLDAK ↑)	tswr		-20		ns
$\overline{\text{IOWR}/\text{IORD}}$ high-level hold time (vs. AEN \downarrow)	thwr		100		ns



When bus slave (3)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
CLRINT high-level width	tсьсьн		100		ns
INT \uparrow delay time (vs. CLK \uparrow)	tын			100	ns
INT \downarrow delay time (vs. CLRINT \uparrow)	tdil			100	ns
CRQ high-level width	tcrcrh		100		ns



Serial block (1)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TxC/RxC cycle time	tcys	When on-chip DPLL is not used	250	DC	ns
TxC/RxC low-level time	tss∟		110		ns
TxC/RxC high-level time	tssн		110		ns
TxC/RxC rise time	tsr			20	ns
TxC/RxC fall time	tsr			12	ns
TxD delay time (vs. $\overline{TxC} \downarrow$)	t dtxd			100	ns
RxD setup time (vs. RxC ↑)	tsrxd		50		ns
RxD hold time (vs. RxC ↑)	t HRXD		70		ns


Serial clock (when on-chip DPLL is not used)




Serial block (2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RxC cycle time	tcyr	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)	30.3 125	1000	ns
RxC low-level time	tssr∟	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)	10 50		ns
RxC high-level time	tssrн	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)	10 50		ns
RxC rise time	tsrr	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)		5 10	ns
RxC fall time	tsrf	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)		5 10	ns
Transmit/receive data cycle	tcyp	When on-chip DPLL is used (source clock = \overline{RxC}) When on-chip DPLL is used (source clock = CLK)	500 2000	16000	ns
TxC low-level time	tтстс∟	When on-chip DPLL is used	0.5tcyp-25		ns
TxC high-level time	tтстсн		0.5tcyp-25		ns
TxD delay time (vs. $\overline{\text{TxC}} \downarrow$)	tотсто			50	ns
TxD hold time (vs. TxC ↑)	tнтстр		0.5tcyp-25		ns


Serial clock (when on-chip DPLL is used)






Serial block (3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
\overline{RTS} \uparrow delay time (vs. CLK \uparrow)	t drth			100	ns
$\overline{\mathrm{RTS}}\downarrow$ delay time (vs. CLK \uparrow)	t drtl			100	ns
CD setup time (vs. CLK ↑)	tscd		35		ns
$\overline{\text{CD}}$ hold time (vs. CLK \uparrow)	tнср		20		ns
CTS setup time (vs. CLK ↑)	tscт		35		ns
CTS hold time (vs. CLK ↑)	tнст		20		ns




3. APPLICATION CIRCUIT EXAMPLE

(1) Connection with SIFC (μ PD98201)




µPD72107 System Configuration Example (Local Memory Type)






 μ PD72107


23





5. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)




NOTES

- 1. Controlling dimension— millimeter.
- 2. Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 3. Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
А	$58.0^{+0.68}_{-0.20}$	2.283 ^{+0.028} -0.008
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	$4.05^{+0.26}_{-0.20}$	$0.159^{+0.011}_{-0.008}$
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	17.0±0.2	$0.669^{+0.009}_{-0.008}$
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0 to 15°	0 to 15°

P64C-70-750A,C-3

80 PIN PLASTIC QFP (14x14)



detail of lead end




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	17.2±0.4	0.677±0.016
В	14.0±0.2	$0.551^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.2±0.4	0.677±0.016
F	0.825	0.032
G	0.825	0.032
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7±0.1	$0.106\substack{+0.005\\-0.004}$
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.
		S80GC-65-3B9-5

68 PIN PLASTIC QFJ (950 x 950 mil)



NOTES

- 1. Controlling dimension millimeter.
- 2. Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	25.2±0.2	0.992±0.008
В	24.20±0.1	$0.953\substack{+0.004\\-0.005}$
С	24.20±0.1	$0.953\substack{+0.004\\-0.005}$
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	$0.076\substack{+0.007\\-0.006}$
F	0.6	0.024
G	4.4±0.2	$0.173\substack{+0.009\\-0.008}$
н	2.8±0.2	$0.110\substack{+0.009\\-0.008}$
I	0.9 MIN.	0.035 MIN.
J	3.4±0.1	$0.134\substack{+0.004\\-0.005}$
К	1.27 (T.P.)	0.050 (T.P.)
М	0.42±0.08	$0.017\substack{+0.003 \\ -0.004}$
Ν	0.12	0.005
Ρ	23.12±0.2	$0.910\substack{+0.009\\-0.008}$
Q	0.15	0.006
Т	R 0.8	R 0.031
U	$0.22\substack{+0.08\\-0.07}$	$0.009\substack{+0.003\\-0.004}$
		P68L-50A1-3

6. RECOMMENDED SOLDERING CONDITIONS

The μ PD72107 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Surface mounting type

• μ PD72107GC-3B9: 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 sec. Max. (at 210°C or higher), Count: three times or less	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 sec. Max. (at 200°C or higher), Count: three times or less	VP15-00-3
Wave soldering	Solder bath temperature: 260°C, Time: 10 sec. Max., Count: one time, Preheating temperature: 120°C Max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C Max., Duration: 3 sec. Max. (per pin row)	-

Caution Do not use different soldering methods together (except for partial heating).

• μ PD72107L: 68-pin plastic QFJ (950 \times 950 mils)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215°C, Time: 40 sec. Max. (at 200°C or higher), Count: one time	VP15-00-1
Partial heating	Pin temperature: 300°C Max., Duration: 3 sec. Max. (per pin row)	-

Insertion type

• µPD72107CW: 64-pin plastic shrink DIP (750 mils)

Soldering Method	Soldering Conditions
Wave soldering (pin only)	Solder bath temperature: 260°C Max., Time: 10 sec. Max.
Partial heating	Pin temperature: 300°C Max., Duration: 3 sec. Max. (per a pin)

Caution Wave soldering must be applied only to pins. Be sure to avoid jet soldering the package body.

[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. The export of this product from Japan is prohibited without governmental license. To export or re-export this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features. NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.