

MOS INTEGRATED CIRCUIT

μ PD77018A, 77019

16 bits, Fixed-point Digital Signal Processor

 μ PD77018A, 77019 are 16 bits fixed-point DSPs (Digital Signal Processors) developed for digital signal processing with its demand for high speed and precision.

Maximum operating speed of the μ PD77018A, 77019 is improved compared with the μ PD77015, 77017, 77018. And the μ PD77019 internal instruction RAM (4K × 32 bits) is suitable for program code replacement.

FEATURES

- FUNCTIONS
- Instruction cycle: 16.6 ns (MIN.)
 Operation clock: 60 MHz

External clock: 60, 30, 20, 15, 7.5 MHz

Crystal: 60 MHz

- On-chip PLL to provide higher operation clock than the external clock
- Dual load/store
- · Hardware loop function
- Conditional execution
- Executes product-sum operation in one instruction cycle
- PROGRAMMING
 - 16 bits × 16 bits + 40 bits → 40 bits multiply accumulator
 - 8 general registers (40 bits each)
 - 8 ROM/RAM data pointer: each data memory area has 4 registers
 - 10 source interrupts (external: 4, internal: 6)
 - 3 operand instructions (example: R0 = R0 +R1L*R2L)
 - · Nonpipeline on execution stage
- MEMORY AREAS
 - Instruction memory area : 64K words \times 32 bits
 - Data memory areas: 64K words × 16 bits × 2 (X memory, Y memory)

In this document, all descriptions of the μ PD77018A also apply to the μ PD77019, unless otherwise specified.

The information in this document is subject to change without notice.

CLOCK GENERATOR

• Mask option for CLKOUT pin:

Fixed to the low level.

Does not output the internal system clock.

• Selectable source clock: external clock input and crystal resonator

[External clock]

On-chip PLL to provide higher operation clock (60 MHz max.) than the external clock.

Variable multiple rates (1, 2, 3, 4, 8) by mask option.

[Crystal resonator]


Oscillation frequency corresponds directly to the system clock frequency (Sure to specify the mask option frequency multiple as "1").

- ON-CHIP PERIPHERAL
 - I/O port: 4 bits
 - Serial I/O (16 bits): 2 channels
 - Host I/O (8 bits): 1 channel
- CMOS
- +3 V single power supply

ORDERING INFORMATION


Part Number	Package
μPD77018AGC-×××-9EU	100-pin plastic TQFP (FINE PITCH) (14 $ imes$ 14 mm)
μ PD77019GC-×××-9EU	100-pin plastic TQFP (FINE PITCH) (14 × 14 mm)

Remark ××× indicates a code suffix.





FUNCTIONAL PIN GROUPS




Functional Differences among the μ PD7701× Family

		A CONTRACTOR OF THE PARTY OF TH	i e e e e e e e e e e e e e e e e e e e					
	Item	μPD77016	μPD77015	μPD77017	μPD77018	μPD77018A	μPD77019	
	Internal instruction RAM	1.5K words		256 words			4K words	
	Internal instruction ROM	None	4K words	12K words		24K words		
	External instruction memory	48K words			None			
	Data RAM (X/Y memory)	2K words each	1K words each	2K words each		3K words each		
	Data ROM (X/Y memory)	None	2K words each	4K words each		12K words each		
	External data memory	48K words each			16K words each			
*	Instruction cycle (Maximum operation speed)		30 ns	30 ns (33 MHz)			16.6 ns (60 MHz)	
*	External clock (at maximum operation speed)	66 MHz		33/16.5/8.25/4.125 MHz Variable multiple rate (1, 2, 4, 8) by mask option.			60/30/20/15/7.5 MHz Variable multiple rate (1, 2, 3, 4, 8) by mask option.	
*	Crystal (at maximum operation speed)	-		33 MHz			MHz	
	Instruction	-		ST	OP instruction is ad	ided.		
	Serial interface (2 Channels)	Channel 1 has the same functions as channel 2.	Channel 1 has the same functions as that of the μ PD77016 Channel 2 has no SORQ2 or SIAK2 pin (Channel 2 is used					
	Power supply	5V			3 V			
	Package	160-pin plastic QFP			100-pin plastic TQF	Р		



PIN CONFIGURATION

100-pin plastic TQFP (FINE PITCH) (14 \times 14 mm) (Top View)





PIN IDENTIFICATION

BSTB: Bus Strobe
CLKOUT: Clock Output
D0-D15: 16 Bits Data Bus

DA0-DA13: External Data Memory Address Bus

GND: Ground

HA0,HA1: Host Data Access

HCS: Host Chip Select

HD0-HD7: Host Data Bus

HOLDAK: Hold Acknowledge

HOLDRQ: Hold Request

HRD: Host Read

HRE: Host Read Enable
HWE: Host Write Enable

HWR: Host Write

I.C.: Internally connection

INT1-INT4: Interrupt

MRD: Memory Read Output
MWR: Memory Write Output

P0-P3: Port RESET: Reset

SCK1,SCK2: Serial Clock Input SI1,SI2: Serial Data Input

SIAK1: Serial Input Acknowledge

SIEN1,SIEN2: Serial Input Enable
SO1,SO2: Serial Data Output
SOEN1,SOEN2: Serial Output Enable
SORQ1: Serial Output Request

TCK: Test Clock Input
TDI: Test Data Input
TDO: Test Data Output

TICE: Test In-Circuit Emulator

TMS: Test Mode Select

Vdd: Power Supply

WAIT: Wait Input

X1: Clock input/crystal connection

 $\begin{array}{ll} \text{X2:} & \text{Crystal connection} \\ \overline{\text{X}}/\text{Y:} & \text{X/Y Memory Select} \end{array}$



PIN NAME

Pin No.	Symbol						
1	RESET	26	D15	51	SIAK1	76	HD1
2	INT4	27	D14	52	SO1	77	HD0
3	ĪNT3	28	D13	53	SORQ1	78	HCS
4	INT2	29	D12	54	SOEN1	79	HRD
5	ĪNT1	30	GND	55	GND	80	HWR
6	I.C. Note	31	V _{DD}	56	V _{DD}	81	HA0
7	₹/Y	32	D11	57	SOEN2	82	HA1
8	DA13	33	D10	58	SO2	83	GND
9	DA12	34	D9	59	SCK2	84	X2
10	GND	35	D8	60	SIEN2	85	X1
11	V _{DD}	36	GND	61	SI2	86	V _{DD}
12	DA11	37	V _{DD}	62	P3	87	CLKOUT
13	DA10	38	D7	63	P2	88	TDO
14	DA9	39	D6	64	P1	89	TICE
15	DA8	40	D5	65	P0	90	TCK
16	DA7	41	D4	66	HRE	91	TDI
17	DA6	42	GND	67	HWE	92	TMS
18	DA5	43	VDD	68	GND	93	HOLDRQ
19	DA4	44	D3	69	Vdd	94	HOLDAK
20	GND	45	D2	70	HD7	95	MWR
21	V _{DD}	46	D1	71	HD6	96	GND
22	DA3	47	D0	72	HD5	97	V _{DD}
23	DA2	48	SI1	73	HD4	98	MRD
24	DA1	49	SIEN1	74	HD3	99	BSTB
25	DA0	50	SCK1	75	HD2	100	WAIT

Note I.C. (Internally Connected): Leave this pin open.

8



CONTENTS

1.	PIN	FUNC	TIONS	10
	1.1	Pin F	unctions	10
	1.2	Reco	mmended Connection for Unused Pins	15
2.	FUN	ICTION	vs	16
	2.1	Pipeli	ne Processing	16
		2.1.1	Outline	16
		2.1.2	Instructions with Delay	16
	2.2	Progr	am Control Unit	17
	2.3	Opera	ation Unit	17
		2.3.1	General register (R0 to R7)	17
		2.3.2	MAC: Multiply ACcumulator	18
		2.3.3	ALU: Arithmetic Logic Unit	18
		2.3.4	BSFT: Barrel ShiFTer	18
		2.3.5	SAC: Shifter And Count Circuit	18
		2.3.6	CJC: Condition Judge Circuit	19
	2.4	Memo	ory	19
		2.4.1	Instruction RAM Outline	20
		2.4.2	Data Memory Outline	21
		2.4.3	Data Memory Addressing	22
	2.5	On-ch	nip Peripheral Circuit	22
		2.5.1	Serial Interface Outline	22
		2.5.2	Host Interface Outline	22
		2.5.3	General Input/output Ports Outline	22
		2.5.4	Wait Cycle Register	22
3.	INS	TRUCT	TIONS	23
	3.1	Outlin	ne	23
	3.2	Instru	ction Set and Operation	24
4.	ELE	CTRIC	CAL SPECIFICATIONS	32
5.	PAC	KAGE	DRAWING	53
6.	REC	OMME	ENDED SOLDERING CONDITIONS	54



1. PIN FUNCTIONS

1.1 Pin Functions

• Power supply

Symbol	Pin No.	I/O	Function
V _{DD}	11, 21, 31, 37, 43, 56, 69, 86, 97	-	+3V power supply
GND	10, 20, 30, 36, 42, 55, 68, 83, 96	-	Ground

• System control

Symbol	Pin No.	I/O	Function
X1	85	l	Clock input / crystal connection pin The clock signal is connected to X1, when using external clock for system clock.
X2	84	-	Crystal connection pin X2 should be left open when using external clock for system clock.
CLKOUT	87	0	Internal system clock output
RESET	1	I	Internal system reset signal input

• Interrupt

Symbol	Pin No.	I/O	Function
ĪNT4 - ĪNT1	2-5	I	Maskable external interrupt input • Falling edge detection

10



• External data memory interface

Symbol	Pin No.	I/O	Function
Χ̈/Y	7	O (3S)	Memory select signal output O: X memory is used. I: Y memory is used.
DA13 - DA0	8, 9, 12 -19, 22 - 25	O (3S)	Address bus to external data memory External data memory is accessed. During the external memory is not accessed, these pins keep the previous level. These pins are set to low level; 0000H, by reset. They continue outputting low level until the first external memory access.
D15 - D0	26 -29, 32 - 35, 38 - 41, 44 - 47	I/O (3S)	16 bits data bus to external data memory External data memory is accessed.
MRD	98	O (3S)	Read output • Reads external memory
MWR	95	O (3S)	Write output • Writes external memory
WAIT	100	1	Wait signal input Wait cycle is input when external memory is read. No wait Wait
HOLDRQ	93	I	Hold request signal input Input low level when external data memory bus is expected to use.
BSTB	99	0	Bus strobe signal output • Outputs low level while the μPD77018A is occupying external memory bus.
HOLDAK	94	0	 Hold acknowledge signal output Outputs low level when the μPD77018A permits external device to use external data memory bus.

Remark The state of the pins added 3S becomes high impedance when bus release signal ($\overline{HOLDAK} = 0$) is output.

11



• Serial interface

Symbol	Pin No.	I/O	Function
SCK1	50	I	Clock input for serial 1
SORQ1	53	0	Serial output 1 request
SOEN1	54	I	Serial output 1 enable
SO1	52	O (3S)	Serial data output 1
SIEN1	49	I	Serial input 1 enable
SI1	48	I	Serial data input 1
SCK2	59	I	Clock input for serial 2
SOEN2	57	I	Serial output 2 enable
SO2	58	O (3S)	Serial data output 2
SIEN2	60	I	Serial input 2 enable
SI2	61	I	Serial data input 2
SIAK1	51	0	Serial input 1 acknowledge

Remark The state of the pins added 3S becomes high impedance, when data output have been finished or RESET is input.



Host interface

Symbol	Pin No.	I/O	Function
HA1	82	ı	Specifies register which HD7 to HD0 access 1: Accesses HST: Host interface status register when HA1 = 0 0: Accesses HDT(in): Host transmit data register when HWR = 0 0: Accesses HDT(out): Host receive data register when HRD = 0
НА0	81	I	Specifies bits of registers which HD7 to HD0 access 1: Accesses bits 15-8 of HST, HDT(in) or HDT(out) 0: Accesses bits 7-0 of HST, HDT(in) or HDT(out)
HCS	78	I	Chip select input
HRD	79	I	Host read input
HWR	80	I	Host write input
HRE	66	0	Host read enable output
HWE	67	0	Host write enable output
HD7 - HD0	70 - 77	I/O (3S)	8 bits host data bus

Remark The state of the pins added 3S becomes high impedance when the host does not access host interface.

• I/O port

Symbol	Pin No.	I/O	Function
P3 - P0	62 - 65	I/O	I/O port



• Debugging interface

Symbol	Pin No.	I/O	Function
TDO	88	0	For debugging
TICE	89	0	For debugging
тск	90	I	For debugging
TDI	91	I	For debugging
TMS	92	I	For debugging

• Other

Symbol	Pin No.	I/O	Function
I.C.	6	-	Internal connected pin. Leave this pin open. Caution When any signal is applied to or read out from this pin, normal operation of the μ PD77018A is not assured.



1.2 Recommended Connection for Unused Pins

Pin	I/O	Recommended connection
ĪNT1 - ĪNT4	I	connect to V _{DD}
₹/Y	0	open
DA0 - DA13	0	
D0 - D15Note1	I/O	connect to V _{DD} or GND, via a resistor
MRD	0	open
MWR	0	
WAIT	ı	connect to V _{DD}
HOLDRQ	ı	
BSTB	0	open
HOLDAK	0	
SCK1, SCK2	I	connect to V _{DD} or GND
SI1, SI2	I	
SOEN1, SOEN2	1	connect to GND
SIEN1, SIEN2	ı	
SORQ1	0	open
SO1, SO2	0	
SIAK1	0	
HA0, HA1	I	connect to V _{DD} or GND
HCS	I	connect to V _{DD}
HRD	ı	
HWR	I	
HRE	0	open
HWE	0	
HD0 - HD7 ^{Note2}	I/O	connect to V _{DD} or GND, via a resistor
P0 - P3	I/O	
тск	ı	connect to GND, via a resistor
TDO, TICE	0	open
TMS, TDI	ı	open(pull-up internally)
CLKOUT	0	open

Notes 1. Can leave open, if no access to external data memory is executed in the whole of program.

2. Can leave open, if \overline{HCS} , \overline{HRD} , \overline{HWR} are fixed to high level.

Remark I: Input pin

O: Output pin

I/O: Input/Output pin

15



2. FUNCTIONS

2.1 Pipeline Processing

This section describes the μ PD77018A pipeline processing.


2.1.1 Outline

The μ PD77018A basic operations are executed in following 3-stage pipeline.

- (1) instruction fetch; if
- (2) Instruction decoding; id
- (3) execution; ex

When the μ PD77018A operates a result of a instruction just executed before, the data is input to ALU in parallel with written back to general registers. Pipeline processing actualizes programming without delay time to execute instructions and write back data. Three successive instructions and their processing timing are shown below.

Pipeline Processing Timing



2.1.2 Instructions with Delay

The following instructions have delay time in execution.

- (1) Instructions to control interrupt
 - 2 instruction cycles have been taken between instruction fetch and execution.
- (2) Inter-register transfer instructions and immediate data set instructions
 When data is set in data pointer, it needs 2 instruction cycles before the data is valid.

2.2 Program Control Unit

Program control unit controls not only count up of program counter in normal operation, but loop, repeat, branch, halt and interrupt.

In addition to loop stack of loop 4 level and program stack of 15 level, software stack can be used for multi-loop and multi-interrupt/subroutine call.

The μ PD77018A has external 4 interruptions and internal 6 interruptions from peripheral, and specifies interrupt enable or disable independently.

The HALT and STOP instructions cause the μ PD77018A to place in low power standby mode.

When the HALT instruction is executed, power consumption decreases. HALT mode is released by interrupt input or hardware reset input. It takes several system clock to recover.


When the STOP instruction is executed, power consumption decreases. STOP mode is released by hardware reset input. It takes a few ms to recover.

2.3 Operation Unit

Operation unit consists of the following five parts.

- 40 bits general register × 8 for data load/store and input/output of operation data
- 16 bits \times 16 bits + 40 bits \rightarrow 40 bits multiply accumulator
- 40 bits Data ALU
- 40 bits barrel shifter
- SAC: shifter and count circuit.

Standard word length is 40 bits to make overflow check and adjustment easy, and to accumulate the result of 16 bits \times 16 bits multiplication correctly.



2.3.1 General register (R0 to R7)

The μ PD77018A has eight 40 bits registers for operation input/output and load/store with memory. General register consists of the following three parts.

- R0L to R7L (bit 15 to bit 0)
- R0H to R7H (bit 31 to bit 16)
- R0E to R7E (bit 39 to bit 32)

But each of RnL, RnH and RnE are treated as a register in the following conditions.

(1) General register used as 40 bits register

General registers are treated as 40 bits register, when they are used for the following aims.

- (a) Operand for triminal operation (except for multiplier input)
- (b) Operand for dyadic operation (except for multiplier and shift value)
- (c) Operand for monadic operation (except for exponent instructions)
- (d) Operand for operation
- (e) Operand for conditional judge
- (f) Destination for load instruction (with sign extension and 0 clear)

(2) General register used as 32 bits register

Bit 31 to bit 0 of general register are treated as 32 bits register, when it is used for a operand of exponent instruction.

(3) General register used as 24 bits register

Bit 39 to bit 16 of general register are treated as 24 bits register, when it is used for destination with extended sign for a load/store instruction.

(4) General register used as 16 bits register

Bit 31 to bit 16 of general register are treated as 16 bits register, when it is used for the following aims.

- (a) Signed operand for multiplier
- (b) Source/destination for load/store instruction

Bit 15 to bit 0 of general register are treated as 16 bits register, when it is used for the following aims.

- (c) Unsigned operand for multiplier
- (d) Shift value for shift instruction
- (e) Source/destination for load/store instruction
- (f) Source/destination for inter-register transfer instruction
- (g) Destination for immediate data set instruction
- (f) Hardware loop times

(5) General register used as 8 bits register

Bit 39 to bit 32 of general register are treated as 8 bits register, when it is used for source/destination of load/ store instruction.

2.3.2 MAC: Multiply ACcumulator

MAC multiplies a pair of 16 bits data, and adds or subtract the result and 40 bits data. MAC outputs 40 bits data.

MAC operates three types of multiplication: signed data \times signed data, signed data \times unsigned data and unsigned data \times unsigned data.

Result of multiplication and 40 bits data for addition can be added after 1 or 16 bits arithmetic shift right.

2.3.3 ALU: Arithmetic Logic Unit

ALU performs arithmetic operation and logic operation. Both input/output data are 40 bits.

2.3.4 BSFT: Barrel ShiFTer

BSFT performs shift right/left operation. Both input/output data are 40 bits. There are two types of shift right operations; arithmetic shift right which sign is extended, and logic shift right which is input 0 in MSB first.

2.3.5 SAC: Shifter And Count Circuit

SAC calculates and outputs shift value for normalization. SAC is input 32 bits data and outputs the 40 bits data. Then, bit 39 to bit 5 of output data is always 0.

2.3.6 CJC: Condition Judge Circuit

CJC judges whether condition is true or false with 40 bits input data. A conditional instruction is executed when the result is true, and not executed when the result is false.

2.4 Memory

The μ PD77018A has one instruction memory area (64K words \times 32 bits) and two data memory areas (64K words \times 16 bits each). It adopts Harvard-type architecture, with instruction memory area and data memory areas separated.

The μ PD77018A has 2 sets of data addressing units, which are dedicated for addressing data memory area. Each addressing unit consists of four data pointers, four index registers, a modulo register and addressing ALU.


X memory area addresses are specified by DP0 to DP3, and Y memory area addresses are specified by DP4 to DP7. After memory access, DPn (with the same subscript), can be modified by DNn value. Modulo operation is performed with DMX for DP0 to DP3, with DMY for DP4 to DP7.

2.4.1 Instruction RAM Outline

The μ PD77018A has an instruction ROM (24K words \times 32 bits) and instruction RAM (256 words \times 32 bits). The μ PD77019 has an instruction ROM (24K words \times 32 bits) and instruction RAM (4K words \times 32 bits).

A system vector area is assigned to 64 words of the instruction RAM. Internal instruction RAM is initialized and rewritten by boot program.

Boot up ROM contains the program loading instruction code to internal instruction RAM.



Caution When any data is accessed or stored to system address, normal operation of the device is not assured.


2.4.2 Data Memory Outline

The μ PD77018A and the μ PD77019 each has two data memory areas (64K words \times 16 bits each) in X and Y memory areas.

Every memory areas consists of 3K words \times 16 bits data RAM and 12K words \times 16 bits data ROM . As the μ PD77018A and the μ PD77019 each has interface with the external data memory, 16 K words \times 16 bits external data memory space can be added to X/Y memories.

Each data memory area includes on-chip peripheral area which consists of 64 words.

When the external data memory area is accessed, instruction cycle can be 2 or more by wait function.



Caution When any data is accessed or stored to system address, normal operation of the device is not assured.



2.4.3 Data Memory Addressing

There are following two types of data memory addressing.

· Direct addressing

The address is specified in the instruction field.

· Indirect addressing

The address is specified by the data pointer (DP). DP can get a bit reverse before addressing. It can update the DP value after accessing data memory.

2.5 On-chip Peripheral Circuit

The μ PD77018A includes serial interface, host interface, general input/output ports and wait cycle registers. They are mapped in both X and Y memory areas, and are accessed as memory mapped I/O by the μ PD77018A CPU.

2.5.1 Serial Interface Outline

The μ PD77018A has 2 channel serial interfaces. Serial I/O clock must be provided from external. Frame length can be programmed independently to be 8 bits or 16 bits. MSB first or LSB first can also be selected. Data is input/output by hand shaking for an external device, and by interrupts, polling or wait function in internal.

2.5.2 Host Interface Outline

The μ PD77018A has 8 bits parallel ports as host interface to input/output data to and from host CPU and DMA controller. When an external device accesses host interface, HA0 and HA1 pins; which are host address input pins; specifies bit 15 to bit 8 and bit 7 to bit 0. The μ PD77018A includes 3 registers consisting of 16 bits, which are dedicated for input data, output data and status. The μ PD77018A has three types of interface method for internal and external data; interrupts, polling and wait function.

2.5.3 General Input/output Ports Outline

General input/output ports consist of 4 bits. User can set each port as input or output. The μ PD77018A includes two registers. One is 4 bits register for input/output data, and the other is 16 bits for control.

2.5.4 Wait Cycle Register

The wait cycle registers consist of 16 bits. It is used to set wait cycle number when external memory is accessed. When external data memory area (C000H - FFFFH) is accessed, 0, 1, 3, or 7 wait cycle can be set. When external data memory area is accessed, wait cycle can be also set by WAIT pin.



3. INSTRUCTIONS

3.1 Outline

AII μ PD77018A instructions are one-word instructions, consisting of 32 bits. And they are executed in 16.6 ns (min.) per instruction. There are following 9 instruction types.

(1) Trinomial instructions

: specify the Acc operation. 3 of general registers are specified optionally as the operation object.

(2) Dyadic operation instructions

: specify the Acc, ALU or shifter operation. 2 of general registers are specified optionally as the operation object. Some instructions can specify a general register and immediate data.

(3) Monadic operation instructions

: specify operations by ALU. 1 general register is specified optionally as the operation object.

(4) Load/store instructions

: transfer 16 bits data from memory to general registers, from general registers to memory and between general registers.

(5) Inter-register transfer instructions

: transfer data between general register and other registers.

(6) Immediate data set instructions

: set immediate data at general registers or each registers of address operation unit.

(7) Branch instructions

: specify the direction of the program flow.

(8) Hardware loop instructions

: specify times of instruction repeating.

(9) Control Instructions

: specify the control program.



3.2 Instruction Set and Operation

An operation is written according to the rules for expressing. An expression of instructions having two or more descriptions can have only one selected.

(a) Expressions and selectable registers

Expression and selectable registers are shown as follows.

R0 - R7
DOI . D71
R0L - R7L
R0H - R7H
R0E - R7E
R0EH - R7EH
DP0 - DP7
DN0 - DN7
DMX, DMY
DP0 - DP3
DP4 - DP7
DPn, DPn++, DPn, DPn##, DPn%%, !DPn## (n = 0 - 3)
DPn, DPn++, DPn, DPn##, DPn%%, !DPn## (n = 4 - 7)
DPn##imm (n = 0 - 7)
content of memory address xxx Example When the content of DP0 register is 1000, *DP0 shows the content of memory address 1000.



(b) Modifying data pointers

Data pointers are modified after memory access. The results are valid immediately after instruction execution. It is impossible to modify without memory access.

Description	Operation
DPn	No operation: DPn value does not change.
DPn++	DPn ← DPn+1
DPn	DPn ← DPn−1
DPn##	DPn ← DPn + DNn: Adds DN0-DN7 corresponding to DP0-DP7
	Example DP0 ← DP0 + DN0
DPn%%	$(n = 0 - 3)$ DPn = $((DP_L + DNn) \mod (DMX + 1)) + DP_H$
	$(n = 4 - 7)$ DPn = $((DP_L + DNn) \mod (DMY + 1)) + DP_H$
!DPn##	Access memory after DPn value is bit-reversed
	After memory access, DPn ← DPn + DNn
DPn##imm	DPn ← DPn + imm

(c) Concurrent processing instructions

shows concurrent processing instruction.

Instruction names are shown in abbreviation.

TRI : Trinomial DYAD : Dyadic MONAD : Monadic

TRANS : Inter-register transfer IMM : Immediate data set

BR : Branch

LOOP : Hardware loop

CTR : Control

(d) State of Overflow flag (OV)

The following marks show the μ PD77018A overflow flag state.

Not affected

 $\ \updownarrow$: 1 is set when the result of operation is overflow.

Caution If overflow does not occur after operation, OV is not reset, and keeps the state before operation.

N	E	C

\vdash
Щ
(C)
Ž
<u>o</u>
F
$\overline{\circ}$
\supseteq
똔
'n
ž
=
⋖
8
Ò
2
2
η

						Conc	current W	Concurrent Writing Processing	essing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD. MONAD.	IONAD.	Load/ store	TRANS.	IMM.	BR.	BR. LOOP.	CTL.	8
	Multiply add	ro = ro + rh*rh'	ro ← ro+rh*rh'				0						\leftrightarrow
	Multiply sub	ro = ro–rh*rh'	ro ← ro–rh∗rh'				0						\leftrightarrow
Trinomial	Sign unsign Multiply add	ro = ro + rh*rl (rl should be a plus integral number.)	ro ← ro+rh*rl				0						\leftrightarrow
	Unsign unsign Multiply add	ro=ro+rl*rl' (rl and rl' should be a plus integral number.)	ro ← ro+r!*rl'				0						\leftrightarrow
	1 bit shift Multiply add	ro=(ro>>1)+rh*rh'	$ro \leftarrow \frac{ro}{2} + rh*rh'$				0						\leftrightarrow
	16 bits shift Multiply add	ro = (ro>>16)+rh*rh'	$ro \leftarrow \frac{ro}{2^{16}} + rh*rh'$				0						•
	Multiply	ro=rh*rh'	ro ← rh∗rh'				0						•
	Add	ro"=ro+ro'	ro" ← ro+ro'				0						\leftrightarrow
	Immediate add	ro'=ro+imm	ro' ← ro+imm (imm≠1)										\leftrightarrow
	Sub	ro"=ro-ro'	ro" ← ro–ro'				0						\leftrightarrow
	Immediate sub	ro'=ro–imm	ro' ← ro–imm (imm≠1)										\leftrightarrow
Dyadic	Arithmetic right shift	ro'=ro SRA rl	ro' ← ro >> rl				0						•
	Immediate arithmetic right shift	ro'=ro SRA imm	ro' ← ro >> imm										•
	Logic right shift	ro'=ro SRL rl	ro' ← ro >> rl				0						•
	Immediate Logic right shift	ro'=ro SRL imm	ro' ← ro >> imm										•
	Logic left shift	ro'=ro SLL rl	ro' ← ro << rl				0						•
	Immediate logic left shift	ro'=ro SLL imm	ro' ← ro << imm										•



						current V	10 -	essing		I +	
	Name	Mnemonic	Operation	TRI. DYAD.	O. MONAD.	Load/ store	TRANS.	IMM.	BR. LOOP.		CTL. OV
	And	ro" = ro & ro'	ro" ← ro & ro'			0					•
-	Immediate and	ro' = ro & imm	ro' ← ro & imm								•
1	Or	ro" = ro ro'	ro" ← ro ro'			0					•
Dvadic	Immediate or	ro' = ro imm	ro' ← ro imm								•
1	Exclusive or	ro" = ro ^ ro'	ro" ← ro ^ ro'			0					•
	Immediate exclusive or	ro = ro ^ imm	ro ← ro ^ imm								•
1	Less than	ro" = LT(ro, ro')	if(ro <ro') {ro" ← 0000000001H} else {ro" ← 000000000H}</ro') 			0					•
	Clear	CLR(ro)	ro ← 0H			0				0	•
	Increment	ro' = ro + 1	ro' ← ro + 1			0				0	\leftrightarrow
	Decrement	ro' = ro – 1	ro' ← ro – 1			0				0	\leftrightarrow
l	Absolute	ro' = ABS (ro)	$\begin{array}{c} \text{if } (ro < 0) \\ \{ro' \leftarrow -ro\} \\ \text{else } \{ro' \leftarrow ro\} \end{array}$			0				0	\leftrightarrow
	One's complement	ro' = ~ro	ro' ← ~ro			0				0	•
1	Two's complement	ro' = -ro	10' ← −10			0				0	\leftrightarrow
Monadic	Clip	ro' = CLIP (ro)	if (ro>007FFFFFFH) {ro' ← 007FFFFFFH] else if, (ro <ff80000000h) else="" ff80000000h}="" ro}<="" td="" {ro'="" ←=""><td></td><td></td><td>0</td><td></td><td></td><td></td><td>0</td><td>\leftrightarrow</td></ff80000000h)>			0				0	\leftrightarrow
	Round	ro' = ROUND (ro)	if (ro>007FFF0000H) {ro' ← 007FFF0000H} else if, (ro>FF8000000H) {ro' ← FF80000000H} else {ro' ← (ro + 8000H) & FFFFFF0000H}			0				0	\leftrightarrow
	Exponent	ro' = EXP (ro)	$ro' \leftarrow log_2 (\frac{1}{ro})$			0				0	
	Substitution	ro' = ro	ro' ← ro			0				0	•

)
~
и
u
_
)
•
_
~
_
0
_
_
-
∞
S
Ä
9
_
\neg
~
0
_
9

						Cor	current V	Vriting Prod	cessing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Cumulation	ro'+ = ro	ro' ← ro'+ro				0					0	1
	Degression	ro'- = ro	ro' ← ro'−ro				0					0	\$
Monadic	Division	ro'/ = ro	$ if (sign(ro')==sign(ro)) \\ \{ro' \leftarrow (ro'-ro)<<1\} \\ else \\ \{ro' \leftarrow (ro'+ro)< \\ if (sign(ro')==0 \\ \{ro' \leftarrow ro'+1\} $				0					0	\$
	Parallel load/store Note 1, Note 2	ro=*dpx_mod ro'=*dpy_mod	$ro \leftarrow *dpx, ro' \leftarrow *dpy$										
	Note 1, Note 2	ro=*dpx_mod *dpy_mod=rh	$ro \leftarrow *dpx, *dpy \leftarrow rh$										
		*dpx_mod=rh ro=*dpy_mod	$*dpx \leftarrow rh, ro \leftarrow *dpy$										
Load/store		*dpx_mod=rh *dpy_mod=rh'	$*dpx \leftarrow rh, *dpy \leftarrow rh'$										
Loud/Store	Section load/store	dest=*dpx_mod dest'=*dpy_mod	dest ← *dpx, dest' ← *dpy										
	Note 1, Note 2, Note 3	dest=*dpx_mod *dpy_mod=source	dest ← *dpx, *dpy ← source										
		*dpx_mod=source dest=*dpy_mod	*dpx ← source, dest ← *dpy										
		*dpx_mod=source *dpy_mod=source'	*dpx ← source, *dpy ← source'										

- **Notes 1.** One or both of a mnemonic pair can be written.
 - **2.** After execution of load/store, data is modified by mod.
 - **3.** One of following mnemonic should be selected: dest, dest' = {ro, reh, re, rh, rl}, source, source' = {re, rh, rl}.

						Cor	ncurrent V	Vriting Prod	cessing				Flag
	Name	Mnemonic	Operation	TRI.	DYAD.	MONAD.	Load/ store	TRANS.	IMM.	BR.	LOOP.	CTL.	OV
	Direct addressing load/store Note 1	dest = *addr	dest ← *addr										
Load/store	load/store Note I	*addr = source	*addr ← source										
2000,010.0	Immediate index load/store Note 2	dest = *dp_imm	dest ← *dp										
	load/store Note 2	*dp_imm = source	*dp ← source										
Inter-register	Inter-register transfer Note 3	dest = rl	dest ← rl									0	
transfer	Note 3	rl = source	rl ← source										
	Immediate data set	rl = imm (provided imm = 0-0xFFFF)	rl ← imm										
Immediate		dp = imm (provided imm = 0-0xFFFF)	dp ← imm										
uala sel		dn = imm (provided imm = 0-0xFFFF)	dn ← imm										
		dm = imm (provided imm = 1-0xFFFF)	dm ← imm										

Notes 1. One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}, add = 2. One of following mnemonic should be selected: dest = {ro, reh, re, rh, rl}, source = {re, rh, rl}.

3. Any register except general registers should be selected as dest or source.



						Conc	current V	Concurrent Writing Processing	essing			Flag
	Name	Mnemonic	Operation	TRI.	OYAD.	DYAD. MONAD.	Load/ store	TRANS.	IMM.	BR. LOOP.	CTL.	0
	dmnr	JMP imm	PC ← imm								0	•
	Inter-register indirect jump	JMP dp	PC ← dp								0	•
	Subroutine call	CALL imm	$SP \leftarrow SP + 1$ $STK \leftarrow PC + 1$ $PC \leftarrow imm$								0	•
Branch	Inter-register indirect subroutine call	CALL dp	SP ← SP + 1 STK ← PC + 1 PC ← dp								0	•
	Return	RET	PC ← STK SP ← SP − 1								0	•
	Return from interrupt	RETI	PC ← STK STK ← SP – 1 Restore the interrupt enable flag								0	•
	Repeat	REP count	$\begin{array}{lll} \text{start} & \text{RC} \leftarrow \text{count} \\ \text{RF} \leftarrow 0 \\ \text{repeat} & \text{PC} \leftarrow \text{PC} \\ \text{RC} \leftarrow \text{RC} - 1 \\ \text{end} & \text{PC} \leftarrow \text{PC} + 1 \\ \text{RF} \leftarrow 1 \\ \end{array}$									•
Hardware loop	Loop	LOOP count (Mnemonics more than two lines)	$\begin{array}{lll} \text{start} & \text{RC} \leftarrow \text{count} \\ \text{RF} \leftarrow 0 \\ \text{repeat} & \text{PC} \leftarrow \text{PC} \\ \text{RC} \leftarrow \text{RC} - 1 \\ \text{end} & \text{PC} \leftarrow \text{PC} + 1 \\ \text{RF} \leftarrow 1 \\ \end{array}$									•
	Loop pop	LPOP	LC ← LSR3 LE ← LSR2 LS ← LSR1 LSP ← LSP-1									•
	No operation	NOP	PC ← PC + 1									•
	Halt	HALT	CPU stop Note1									•
Control	Stop	STOP	CPU, PLL, OSC Stop Note2									•
	If	IF (ro cond)	Conditional judge			0		0		0		•
	Forget interrupt	FINT	Forget interrupt requests	\dashv								•

Notes 1. The HALT instruction causes all function except for clock and PLL to halt. The system is placed in much less power consumption mode.

The contents of internal registers and memories are maintained.

HALT is released by interrupt input. It takes several system clock to recover.

2. The STOP instruction causes all function including clock and PLL to stop. The system is placed in a minimum-power consumption mode.

The contents of internal registers and memories are not maintained.

After the STOP instruction is executed, pin status is maintained.

STOP is released by hardware reset. It takes a few ms to recover.



4. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = +25 °C)

Parameters	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD}		-0.5 to +4.6	V
Input voltage	Vı	2.7 V ≤ V _{DD} ≤ 3.6 V	-0.5 to +4.1 Vı < Vpb +0.5 V	V
Output voltage	Vo		-0.5 to +4.6	V
Storage temperature	Tstg		-65 to +150	°C
Operating ambient temperature	TA		-40 to +85	°C

Caution Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

★ Recommended Operating Conditions

Parameters	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Operating voltage	V _{DD}	μPD77018A	t₀c ↑ 19.0 ns	2.7	3.0	3.6	V
			t₀c ↑ 16.6 ns	3.0	3.3	3.6	V
		μPD77019	t₀c ↑ 20.0 ns	2.7	3.0	3.6	V
			t₀c ↑ 16.6 ns	3.0	3.3	3.6	V
Input voltage	Vı			0		V _{DD}	V

Capacitance (T_A = +25 °C, V_{DD} = 0 V)

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Сі	f = 1 MHz		10		pF
Output capacitance	Со	Unmeasured pins returned to 0 V.		10		pF
Input/output capacitance	Сю			10		pF

32



DC Characteristics ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$)

Parameters	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High level input voltage	ViH	Except for X1		0.7V _{DD}		V _{DD}	V
High level X1 input voltage	Viнc	X1 input		0.8V _{DD}		V _{DD}	V
Low level input voltage	VIL			0		0.2V _{DD}	V
High level output voltage	Vон	Iон = −2.0 mA		0.7V _{DD}			V
		Іон = -100 μΑ		0.8V _{DD}			V
Low level output voltage	VoL	IoL = 2.0 mA				0.2V _{DD}	V
High level input leak current	Ішн	Except for TDI	, TMS, VI = VDD			10	μΑ
Low level input leak current	ILIL	Except for TDI, TMS, V _I = 0 V				-10	μΑ
Pull-up pin current	I _{PI}	TDI, TMS, 0 V	TDI, TMS, $0 \text{ V} \le \text{V}_{\text{I}} \le \text{V}_{\text{DD}}$			-250	μΑ
Power supply current	IDD	μPD77018A	Active mode, t _C = 25 ns, V _{IH} = V _{DD} , V _{IL} = 0 V, no load		TBD	125 ^{Note 1}	mA
		μPD77019	Active mode, t _C = 25 ns, V _{IH} = V _{DD} , V _{IL} = 0 V, no load		TBD	150 ^{Note 1}	mA
	Іддн	μPD77018A	HALT mode, $t_{cc} = 200 \text{ ns}$, $V_{IH} = V_{DD}$, $V_{IL} = 0 \text{ V}$, no load			13.5 ^{Note2}	mA
		μPD77019	HALT mode, $t_{cc} = 200 \text{ ns}$, $V_{IH} = V_{DD}$, $V_{IL} = 0 \text{ V}$, no load			15 ^{Note 2}	mA
	IDDS	STOP mode, T	$A = +60$ °C, $V_{IH} = V_{DD}$, $V_{IL} = 0$ V,			100	μΑ

Notes 1. The MAX. value is measured when a special program that MAX. switching required is executed, and V_{DD} = 3.6 V condition.

You can convert by each operation frequency f[MHz] on by each power supply VDD[V].

[
$$\mu$$
PD77018A] Max. current value (T_A = +25°C) = (1.15 × V_{DD} - 1.21) × f + 8 [mA]

[μ PD77019] Max. current value (T_A = +25°C) = (1.40 × V_{DD} - 1.74) × f + 18 [mA]

2. This value is measured when $V_{DD} = 3.6 \text{ V}$ condition.


You can convert by each operation frequency f[MHz] on by each power supply VDD[V].


[μ PD77018A] HALT current value (T_A = +25°C) = (0.15 × V_{DD} - 0.25) × f + 2 [mA]

[μ **PD77019**] HALT current value (T_A = +25°C) = (0.17 × V_{DD} - 0.38) × f + 5.9 [mA]

AC Timing Test Points









AC Characteristics ($T_A = -40 \text{ to } +85 \text{ °C}, V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$)

Clock

★ Required Timing Condition (VDD = 2.7 V to 3.6 V)

Parameters	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
CLKIN cycle time	tccx	μPD77018A	PLL multiple rate: 1	19		40	ns
			PLL multiple rate: 2	38		80	ns
			PLL multiple rate: 3	57		120	ns
			PLL multiple rate: 4	76		160	ns
			PLL multiple rate: 8	152		320	ns
		μPD77019	PLL multiple rate: 1	20		40	ns
			PLL multiple rate: 2	40		80	ns
			PLL multiple rate: 3	60		120	ns
			PLL multiple rate: 4	80		160	ns
			PLL multiple rate: 8	160		320	ns
CLKIN high level width	twcxH			8		tccx - 8 - 2trfcx Note	ns
CLKIN low level width	twcxL			8		t _c cx - 8 - 2t _{rfcx} Note	ns
CLKIN rise/fall time	trfCX					15	ns

Note $0.5 t_{cCX} - t_{rfCX} \uparrow 8$ (MIN.)

★ Required Timing Condition (VDD = 3.0 V to 3.6 V)

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CLKIN cycle time	tccx	PLL multiple rate: 1	16.6		40	ns
		PLL multiple rate: 2	33.3		80	ns
		PLL multiple rate: 3	50		120	ns
		PLL multiple rate: 4	66.6		160	ns
		PLL multiple rate: 8	133		320	ns
CLKIN high level width	twcxн		6.5		tccx - 6.5 - 2trfcx Note	
CLKIN low level width	twcxL		6.5		tccx - 6.5 - 2trfcx Note	
CLKIN rise/fall time	trfCX				15	ns

Note $0.5tccx - trfcx \uparrow 6.5$ (MIN.)

Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Internal clock cycle time	t₀c	Active mode		tccx/N ^{Note}		ns
		HALT mode		8tccx/N ^{Note}		ns
CLKOUT cycle time	t₀co			t _c c		ns
CLKOUT level width	twco		0.5t∞co – 5			ns
CLKOUT rise/fall time	t rfCO				5	ns

Note N: PLL multiple rate (N = 1, 2, 3, 4, 8)

★ Oscillator Circuit

Resonator	Recommended Circuit
Ceramic or crystal resonator	$\begin{array}{c c} X1 & X2 \\ \hline \\ C1 & \hline \\ \end{array}$
External clock	X1 X2 External Clock NU NU: Not Use. Leave Open.

- Cautions 1. When using system clock oscillator, wire the portion enclosed in broken lines in the figure as follows to avoid adverse influences on the wiring capacitance:
 - · Keep the wiring length as short as possible.
 - · Do not cross the wiring over the other signal lines.
 - Do not route the wiring in the vicinity of lines through which a high fluctuating current flows.
 - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as GND.
 - · Do not connect the power source pattern through which a high current flows.
 - Do not extract signals from the oscillator.
 - 2. When using ceramic resonator or crystal resonator, frequency multiple rate should be specified to as 1 by mask option. The device does not operate in other frequency multiple rate.
- **★** Recommended Oscillator Circuit Constants

TBD



Reset, Interrupt


Required Timing Condition


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
RESET low level width	tw(RL)	Crystal resonator is input, at power on or STOP mode	3Note 1			ms
		External clock is input, at power on or STOP mode	100 ^{Note 1}			μs
		Active mode or HALT mode	4tcCNote 2			ns
RESET recovery time	trec(R)		4tcc			ns
INT1-INT4 low level width	tw(INTL)		3tcCNote 2			ns
INT1-INT4 recovery time	trec(INT)		3t₀c			ns


- **Notes 1.** The $t_{W(RL)}$ indicates a time between crystal resonator or oscillator starts to provide clock and PLL becomes stable. The $t_{W(RL)}$ depends on the rating of crystal resonator or oscillator. At power on, the $t_{W(RL)}$ is measured after the point that power supply voltage reaches to 2.7V.
 - 2. Note that, during HALT mode, t_{cc} is extended to 8 times as long as that of Active mode.

36


Clock Input/Output Timing







Reset Timing



Interrupt Timing





External Data Memory Access

Required Timing Condition


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Read data setup time	tsuDDRD		15			ns
Read data hold time	thDDRD		0			ns
WAIT setup time	tsuWA		12			ns
WAIT hold time	thWA		0			ns

Switching Characteristics


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address output delay time	tdDA				8	ns
Address output hold time	thDA		0			ns
MRD output delay time	tdDR				8	ns
MRD hold time	thDR		0			ns
Write data output valid time	t√DDWD				16	ns
Write data output hold time	thddwd		0			ns
MWR output delay time	tdDW		0.25tcc - 5			ns
MWR setup time	tsuDW		0			ns
MWR low level width	twDWL		0.5tcc - 3 + tcDWNote			ns
MWR high level width	twdwh		0.5tcc - 5			ns

Note tcDw: Data wait cycle

External Data Memory Access Timing (Read)



External Data Memory Access Timing (Write)





Bus Arbitration


Required Timing Condition


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HOLDRQ setup time	tsuHRQ		12			ns
HOLDRQ hold time	thHRQ		0			ns

Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
BSTB hold time	thBS		0			ns
BSTB output delay time	tdBS				12	ns
HOLDAK output delay time	tdHAK				12	ns
Data hold time when bus arbitration	th(BS-D)				30	ns
Data valid time after bus arbitration	tv(BS-D)				15	ns

Bus Arbitration Timing (Bus idle)







Serial Interface

Required Timing Condition

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK input cycle time	tesc		2tcc			ns
SCK input high/low level width	twsc		25			ns
SCK input rise/fall time	trisc				20	ns
SOEN recovery time	trecSOE		20			ns
SOEN hold time	thsoe		0			ns
SIEN recovery time	trecSIE		20			ns
SIEN hold time	thsie		0			ns
SI setup time	tsuSI		20			ns
SI hold time	thsi		0			ns

Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SORQ output delay time	tdsor				30	ns
SORQ hold time	thsor		0			ns
SO valid time	tvso				30	ns
SO hold time	thso		0			ns
SIAK output delay time	tdSIA				30	ns
SIAK hold time	thSIA		0			ns


★ Notes for Serial Clock

Serial clock inputs SCK1 and SCK2 are sensitive to any kind of interfering signals (noise on power supply, induced voltage, etc.). Spurious signals can cause malfunction of the device. Special care for the serial clock design should be taken. Careful grounding, decoupling and short wiring of SCK1 and SCK2 are recommended. Intersection of SCK1 and SCK2 with other serial interface lines or close wiring to lines carrying high frequency signals or large changing currents should be avoided.


It considers for the serial clock to make a waveform stable especially about the rising and falling.




Example 1. good exampleStraight rising form and falling form




Example 2. no good example It doesn't bound. It doesn't make noise one above another.




Example 3. no good example It doesn't make a stair stepping.




Serial Output Timing 2 (Continual output)





Serial Input Timing 2 (Continual input)





Host Interface

Required Timing Condition


Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HRD delay time	tdHR		0			ns
HRD width	twHR		2tcc			ns
HCS, HA0, HA1 read hold time	thHCAR		0			ns
HCS, HA0, HA1 write hold time	thHCAW		0			ns
HRD, HWR recovery time	trecHS		2tcc			ns
HWR delay time	taHW		0			ns
HWR width	twHW		2tcc			ns
HWR hold time	thHDW		0			ns
HWR setup time	tsuHDW		20			ns


Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
HRE, HWE output delay time	t _{dHE}				30	ns
HRE, HWE hold time	thHE				30	ns
HRD valid time	tvHDR				30	ns
HRD hold time	thHDR		0			ns

48

Host Interface Timing (Read)







General Input/Output Ports


Required Timing Condition

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Port input setup time	tsuPI		20			ns
Port input hold time	thPI		10			ns

Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Port output delay time	t _{dPO}		0		30	ns

General Input/Output Ports Timing





Debugging Interface (JTAG)


Required Timing Condition

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
TCK cycle time	tстск		4tcc			ns
TCK high/low level width	twтск		50			ns
TCK rise/fall time	tнтск				20	ns
TMS, TDI setup time	tsuDI		10			ns
TMS, TDI hold time	thDI		0			ns
Input pin setup time	tsuJIN		10			ns
Input pin hold time	thJIN		0			ns

Switching Characteristics

Parameters	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
TDO output delay time	tdDO				30	ns
Output pin output delay time	t dJOUT				30	ns

Debugging Interface Timing




Remark For the details of JTAG, refer to "IEEE1149.1."




5. PACKAGE DRAWING

100 PIN PLASTIC TQFP (FINE PITCH) (\Box 14)



detail of lead end



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES	
Α	16.0±0.2	0.630±0.008	
В	14.0±0.2	0.551+0.009	
С	14.0±0.2	0.551+0.009	
D	16.0±0.2	0.630±0.008	
F	1.0	0.039	
G	1.0	0.039	
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002	
ı	0.10	0.004	
J	0.5 (T.P.)	0.020 (T.P.)	
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$	
L	0.5±0.2	0.020+0.008	
М	0.145 ^{+0.055} _{-0.045}	0.006±0.002	
N	0.10	0.004	
Р	1.0±0.1	0.039+0.005	
Q	0.1±0.05	0.004±0.002	
R	3°+7° -3°	3°+7°	
S	1.27 MAX.	0.050 MAX.	
	040000 == =====		

S100GC-50-9EU-1



6. RECOMMENDED SOLDERING CONDITIONS

When soldering these products, it is highly recommended to observe the conditions as shown below. If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Surface Mount Device

 μ PD77018AGC-xxx-9EU: 100-pin plastic TQFP (FINE PITCH) (14 x 14mm) μ PD77019GC-xxx-9EU: 100-pin plastic TQFP (FINE PITCH) (14 x 14mm)

Process	Conditions	Symbol
Infrared ray reflow	Peak temperature: 235 °C or below (Package surface temperature),	IR35-103-2
	Reflow time: 30 seconds or less (at 210 °C or higher),	
	Maximum number of reflow processes : 2 times,	
	Exposure limit Note: 3 days (10 hours pre-baking is required at 125 °C	
	afterwards).	
Vapor Phase Soldering	Peak temperature: 215 °C or below (Package surface temperature),	VP15-103-2
	Reflow time: 40 seconds or less (at 200 °C or higher),	
	Maximum number of reflow processes : 2 times,	
	Exposure limit Note: 3 days (10 hours pre-baking is required at 125 °C	
	afterwards).	
Partial heating method	Pin temperature : 300 °C or below,	
	Heat time: 3 seconds or less (Per each side of the device)	

Note Maximum allowable time from taking the soldering package out of dry pack to soldering. Storage conditions: 25 °C and relative humidity of 65 % or less.

Caution Apply only one kind of soldering condition to a device, except for "partial heating method", or the device will be damaged by heat stress.



-NOTES FOR CMOS DEVICES-

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



[MEMO]

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.