## 8-BIT SINGLE-CHIP MICROCONTROLLER

## DESCRIPTION

The $\mu$ PD78F9418A is a product in the $\mu$ PD789417A Subseries (for driving LCD) of the $78 \mathrm{~K} / 0$ S Series.
The $\mu$ PD78F9418A has flash memory in place of the internal ROM of the $\mu$ PD789415A, 789416A, and 789417A.
Because flash memory allows the program to be written and erased electrically with the device mounted on the board, this product is ideal for the evaluation stages of system development, small-scale production, and rapid development of new products.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

> 䒑PD789407A, 789417A Subseries User's Manual: U13952E 78K/0S Series User's Manual Instructions: U11047E

## FEATURES

- Pin compatible with mask ROM version (except Vpp pin)
- Flash memory: 32 KB
- Internal data memory
- High-speed RAM: 512 bytes
- LCD display RAM: $28 \times 4$ bits
- Minimum instruction execution time can be changed from high-speed ( $0.4 \mu \mathrm{~s}$ : @ 5.0 MHz operation with main system clock) to ultra-lowspeed (122 $\mu \mathrm{s}$ :@ 32.768 kHz operation with subsystem clock)
- I/O port: 43 pins
- Serial interface: 1 channel

3 -wire serial I/O mode/UART mode selectable

- 10-bit resolution A/D converter: 7 channels
- Timer: 6 channels
- 16-bit timer: 1 channel
- 8-bit timer/event counter: 2 channels
- 8-bit timer: 1 channel
- Watch timer: 1 channel
- Watchdog timer: 1 channel
- LCD controller/driver
- Segment signal: 28 pins MAX.
- Common signal: 4 pins MAX.
- 1/2- or 1/3-bias selectable
- Supply voltage : VDD $=1.8$ to 5.5 V


## APPLICATIONS

APS compact cameras, blood pressure gauges, rice cookers, etc.

## ORDERING INFORMATION

| Part Number | Package |
| :---: | :--- |
| $\mu$ PD78F9418AGC-8BT | 80-pin plastic QFP $(14 \times 14)$ |
| $\mu$ PD78F9418AGK-9EU | 80 -pin plastic TQFP (fine pitch) $(12 \times 12)$ |

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## * 78K/OS SERIES LINEUP

The products in the $78 \mathrm{~K} / 0$ S Series are listed below. The names enclosed in boxes are subseries names.


Remark VFD (Vacuum Fluorescent Display) is referred to as FIP ${ }^{\text {TM }}$ (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are listed below.
Series for General-Purpose and LCD Drive

| Subseries Name |  | ROM Capacity (Bytes) | Timer |  |  |  | $\begin{gathered} \hline \text { 8-Bit } \\ \text { A/D } \end{gathered}$ | $\begin{gathered} \hline 10 \text {-Bit } \\ \text { A/D } \end{gathered}$ | Serial Interface | I/O | VDD | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8-Bit | 16-Bit | Watch | WDT | MIN.Value |  |  |  |  |  |  |
| Small- <br> scale <br> package, <br> general- <br> purpose <br> applica- <br> tions | $\mu$ PD789046 |  | 16 K | 1 ch | 1 ch | 1 ch | 1 ch | - | - | 1 ch (UART: 1ch) | 34 | 1.8 V | - |  |
|  | $\mu$ PD789026 | 4 K to 16 K | - |  |  |  |  |  |  |  |  |  |  |
|  | $\mu$ PD789088 | 16 K to 32 K |  | 3 ch |  | 24 |  |  |  |  |  |  |  |
|  | $\mu$ PD789074 | 2 K to 8 K |  | 1 ch |  |  |  |  |  |  |  |  |  |
|  | $\mu$ PD789014 | 2K to 4K |  | 2 ch | - | 22 |  |  |  |  |  |  |  |
| Small- <br> scale <br> package, <br> general- <br> purpose <br> applica- <br> tions + <br> A/D <br> converter | $\mu$ PD789177 | 16 K to 24 K | 3 ch | 1 ch | 1 ch | 1ch | - | 8 ch | 1 ch (UART: 1ch) | 31 | 1.8 V | - |  |
|  | $\mu$ PD789167 |  |  |  |  |  | 8 ch | - |  |  |  |  |  |
|  | $\mu$ PD789156 | 8 K to 16 K | 1 ch |  | - |  | - | 4 ch |  | 20 |  | On-chip EEPROM |  |
|  | $\mu$ PD789146 |  |  |  |  |  | 4 ch | - |  |  |  |  |  |
|  | $\mu$ PD789134A | 2 K to 8 K |  |  |  |  | - | 4 ch |  |  |  | RC-oscillation version |  |
|  | $\mu$ PD789124A |  |  |  |  |  | 4 ch | - |  |  |  |  |  |
|  | $\mu$ PD789114A |  |  |  |  |  | - | 4 ch |  |  |  | - |  |
|  | $\mu$ PD789104A |  |  |  |  |  | 4 ch | - |  |  |  |  |  |
| $\begin{aligned} & \mathrm{LCD} \\ & \text { drive } \end{aligned}$ | $\mu$ PD789835 | 24 K to 60 K | 6 ch | - | 1 ch | 1 ch | 3 ch | - | 1 ch (UART: 1ch) | 37 | $1.8 \mathrm{~V}^{\mathrm{Note}}$ | Dot LCD supported |  |
|  | $\mu$ PD789830 | 24 K | 1 ch | 1 ch |  |  | - |  |  | 30 | 2.7 V |  |  |
|  | $\mu$ PD789488 | 32 K | 3 ch |  |  |  |  | 8 ch | 2 ch (UART: 1ch) | 45 | 1.8 V | - |  |
|  | $\mu$ PD789478 | 24 K to 32 K |  |  |  |  | 8 ch | - |  |  |  |  |  |
|  | $\mu$ PD789417A | 12 K to 24 K |  |  |  |  | - | 7 ch | 1 ch (UART: 1ch) | 43 |  |  |  |
|  | $\mu$ PD789407A |  |  |  |  |  | 7 ch | - |  |  |  |  |  |
|  | $\mu$ PD789456 | 12 K to 16 K | 2 ch |  |  |  | - | 6 ch |  | 30 |  |  |  |
|  | $\mu$ PD789446 |  |  |  |  |  | 6 ch | - |  |  |  |  |  |
|  | $\mu$ PD789436 |  |  |  |  |  | - | 6 ch |  | 40 |  |  |  |
|  | $\mu$ PD789426 |  |  |  |  |  | 6 ch | - |  |  |  |  |  |
|  | $\mu$ PD789316 | 8 K to 16 K |  |  |  |  | - |  | 2 ch (UART: 1ch) | 23 |  | RC-oscillation version |  |
|  | $\mu$ PD789306 |  |  |  |  |  |  |  |  |  |  | - |  |
|  | $\mu$ PD789467 | 4 K to 24 K |  | - |  |  | 1 ch |  | - | 18 |  |  |  |
|  | $\mu$ PD789327 |  |  |  |  |  | - |  | 1 ch | 21 |  |  |  |

Note Flash memory version: 3.0 V

## Series for ASSP

| Subseries Name Function |  | ROM Capacity (Bytes) | Timer |  |  |  | $\begin{array}{\|l\|} \hline \text { 8-Bit } \\ \text { A/D } \end{array}$ | $\begin{gathered} \hline \text { 10-Bit } \\ \text { A/D } \end{gathered}$ | Serial Interface | I/O | VDD | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 8-Bit | 16-Bit | Watch | WDT | MIN.Value |  |  |  |  |  |
| USB | $\mu$ PD789803 |  | 8 K to 16K | 2 ch | - | - | 1 ch | - | - | 2 ch (USB: 1ch) | 41 | 3.6 V | - |
|  | $\mu$ PD789800 | 8 K | 31 |  |  |  |  |  |  |  | 4.0 V |  |  |
| Inverter control | $\mu$ PD789842 | 8 K to 16 K | 3 ch | Note 1 | 1 ch | 1 ch | 8 ch | - | 1 ch (UART: 1ch) | 30 | 4.0 V | - |  |
| $\begin{aligned} & \text { On-chip } \\ & \text { bus } \\ & \text { controller } \end{aligned}$ | $\mu$ PD789850 | 16 K | 1 ch | 1 ch | - | 1 ch | 4 ch | - | 2 ch (UART: 1ch) | 18 | 4.0 V | - |  |
| Keyless entry | $\mu$ PD789861 | 4 K | 2 ch | - | - | 1 ch | - | - | - | 14 | 1.8 V | RC-oscillation version, on-chip EEPROM |  |
|  | $\mu$ PD789860 |  |  |  |  |  |  |  |  |  |  | On-chip EEPROM |  |
| VFD drive | $\mu$ PD789871 | 4 K to 8 K | 3 ch | - | 1 ch | 1 ch | - | - | 1 ch | 33 | 2.7 V | - |  |
| Meter control | $\mu$ PD789881 | 16 K | 2 ch | 1 ch | - | 1 ch | - | - | 1 ch (UART: 1 ch$)$ | 28 | $2.7 \mathrm{~V}^{\text {Nate } 2}$ | - |  |

Notes 1. 10-bit timer: 1 channel
2. Flash memory version: 3.0 V

## OVERVIEW OF FUNCTIONS

| Item |  | Function |
| :---: | :---: | :---: |
| Internal memory | Flash memory | 32 KB |
|  | High-speed RAM | 512 bytes |
|  | LCD display RAM | $28 \times 4$ bits |
| Minimum instruction execution time |  | $0.4 \mu \mathrm{~s} / 1.6 \mu \mathrm{~s}$ (@5.0 MHz operation with main system clock) $122 \mu \mathrm{~s}$ (@32.768 kHz operation with subsystem clock) |
| General-purpose register |  | 8 bits $\times 8$ registers |
| Instruction set |  | - 16-bit operation <br> - Bit manipulation (set, reset, test), etc. |
| I/O port |  | Total: 43 pins <br> - CMOS input: 7 pins <br> - CMOS I/O: 32 pins <br> - N-ch open drain (12 V withstand voltage): 4 pins  |
| A/D converter |  | 10-bit resolution $\times 7$ channels |
| Comparator |  | Timer output controllable |
| Serial interface |  | 3-wire serial I/O mode/UART mode selectable: 1 channel |
| LCD controller/driver |  | - Segment signal output: 28 pins max. <br> - Common signal output: 4 pins max. <br> - $1 / 2$ or $1 / 3$ bias selectable |
| Timer |  | - 16 -bit timer: 1 channel <br> - 8 -bit timer: 1 channel <br> - 8 -bit timer/event counter: 2 channels <br> - Watch timer: 1 channel <br> - Watchdog timer: 1 channel |
| Timer output |  | 2 pins |
| Vectored interrupt source | Maskable | Internal: 12, external: 4 |
|  | Non-maskable | Internal: 1 |
| Supply voltage |  | $\mathrm{V} D \mathrm{D}=1.8$ to 5.5 V |
| Operating ambient temperature |  | $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |
| Package |  | - 80-pin plastic QFP $(14 \times 14)$ <br> - 80-pin plastic TQFP (fine pitch) $(12 \times 12)$ |

## CONTENTS

1. PIN CONFIGURATION (TOP VIEW) ..... 7
2. BLOCK DIAGRAM ..... 9
3. PIN FUNCTIONS ..... 10
3.1 Port Pins ..... 10
3.2 Non-Port Pins ..... 11
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins ..... 13
4. MEMORY SPACE ..... 16
5. FLASH MEMORY PROGRAMMING ..... 17
5.1 Selecting Communication Mode. ..... 17
5.2 Function of Flash Memory Programming ..... 18
5.3 Connecting Flashpro III ..... 18
5.4 Example of Settings for Flashpro III (PG-FP3) ..... 20
^ 5.5 On-Board Pin Connections. ..... 21
^ 5.6 Connection When Using Flash Memory Writing Adapter ..... 24
6. OUTLINE OF INSTRUCTION SET ..... 27
6.1 Conventions ..... 27
6.2 Operation List ..... 29
7. ELECTRICAL SPECIFICATIONS ..... 34
8. CHARACTERISTIC CURVE ..... 47
9. PACKAGE DRAWINGS ..... 48
10. RECOMMENDED SOLDERING CONDITIONS ..... 50
APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD78F9418A AND MASK ROM VERSIONS ..... 51
APPENDIX B. DEVELOPMENT TOOLS ..... 52
APPENDIX C. RELATED DOCUMENTS. ..... 54

## 1. PIN CONFIGURATION (TOP VIEW)

```
- 80-pin plastic QFP (14 < 14) - 80-pin plastic TQFP (fine pitch) (12 < 12)
\muPD78F9418AGC-8BT }\mu\mathrm{ PD78F9418AGK-9EU
```



Caution Handle the Vpp pin in either of the following ways.

- Independently connect a $10 \mathrm{k} \Omega$ pull-down resistor.
- Set the jumper on the board to switch Vpp pin so that it is connected to connect to the dedicated flash programmer in the programming mode, and directly to Vsso in the normal operation mode.

| ANI0 to ANI6: | Analog input |
| :--- | :--- |
| ASCK: | Asynchronous serial input |
| AVDD: | Analog power supply |
| AV $_{\text {REF: }}$ | Analog reference voltage |
| AVss: | Analog ground |
| BIAS: | LCD power supply bias control |
| CMPIN0: | Comparator input |
| CMPREF0: | Comparator reference |
| CMPTOUT0: | Comparator output |
| COM0 to COM3: | Common output |
| CPT5: | Capture trigger input |
| INTP0 to INTP3: | Interrupt from peripherals |
| KR0 to KR5: | Key return |
| P00 to P03: | Port 0 |
| P20 to P27: | Port 2 |
| P40 to P47: | Port 4 |
| P50 to P53: | Port 5 |


| P60 to P66: | Port 6 |
| :--- | :--- |
| P80 to P87: | Port 8 |
| P90 to P93: | Port 9 |
| RESET: | Reset |
| RxD: | Receive data |
| S0 to S27: | Segment output |
| SCK: | Serial clock |
| SI: | Serial input |
| SO: | Serial output |
| TI0, TI1: | Timer input |
| TO2, TO5: | Timer output |
| TxD: | Transmit data |
| VdD0, VDD1: | Power supply |
| VLCo to VLC2: | LCD power supply |
| VPP: | Programming power supply |
| VSS0, VSS1: | Ground |
| X1, X2: | Crystal (main system clock) |
| XT1, XT2: | Crystal (subsystem clock) |

## 2. BLOCK DIAGRAM



## 3. PIN FUNCTIONS

### 3.1 Port Pins

| Pin Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { P00 to } \\ \text { P03 } \end{array}$ | I/O | Port 0. <br> 4-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> When used as an input port, an on-chip pull-up resistor can be specified by means of a software setting. | Input | - |
| P20 | I/O | Port 2. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> When used as an input port, an on-chip pull-up resistor can be specified by means of a software setting. | Input | $\overline{\text { SCK/ASCK }}$ |
| P21 |  |  |  | SO/TxD |
| P22 |  |  |  | SI/RxD |
| P23 |  |  |  | CMPTOUT0/TO2 |
| P24 |  |  |  | INTPO/TIO |
| P25 |  |  |  | INTP1/TI1 |
| P26 |  |  |  | INTP2/TO5 |
| P27 |  |  |  | INTP3/CPT5 |
| $\begin{array}{\|l\|} \text { P40 to } \\ \text { P45 } \end{array}$ | I/O | Port 4. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> When used as an input port, an on-chip pull-up resistor can be specified by means of a software setting. | Input | KR0 to KR5 |
| P46, P47 |  |  |  | - |
| $\begin{aligned} & \text { P50 to } \\ & \text { P53 } \end{aligned}$ | I/O | Port 5. <br> 4-bit N-ch open-drain I/O port. <br> Input/output can be specified in 1-bit units. | Input | - |
| P60 | Input | Port 6. <br> 7-bit input only port. | Input | ANIO/CMPINO |
| P61 |  |  |  | ANI1/CMPREFO |
| $\begin{array}{\|l} \text { P62 to } \\ \text { P66 } \end{array}$ |  |  |  | ANI2 to ANI6 |
| $\begin{aligned} & \text { P80 to } \\ & \text { P87 } \end{aligned}$ | I/O | Port 8. <br> 8-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> When used as an input port, an on-chip pull-up resistor can be specified by means of a software setting. | Input | S27 to S20 |
| $\begin{array}{\|l} \text { P90 to } \\ \text { P93 } \end{array}$ | I/O | Port 9. <br> 4-bit I/O port. <br> Input/output can be specified in 1-bit units. <br> When used as an input port, an on-chip pull-up resistor can be specified by means of a software setting. | Input | S19 to S16 |

### 3.2 Non-Port Pins (1/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
| :---: | :---: | :---: | :---: | :---: |
| INTPO | Input | External interrupt input for which the valid edge (rising, falling, or both rising and falling edges) can be specified | Input | P24/TIO |
| INTP1 |  |  |  | P25/TI1 |
| INTP2 |  |  |  | P26/TO5 |
| INTP3 |  |  |  | P27/CPT5 |
| KR0 to KR5 | Input | Key return signal detection | Input | P40 to P45 |
| SI | Input | Serial interface serial data input | Input | P22/RxD |
| SO | Output | Serial interface serial data output | Input | P21/TxD |
| $\overline{\text { SCK }}$ | I/O | Serial interface serial clock input/output | Input | P20/ASCK |
| ASCK | Input | Serial clock input for asynchronous serial interface | Input | P20/SCK |
| RxD | Input | Serial data input for asynchronous serial interface | Input | P22/SI |
| TxD | Output | Serial data output for asynchronous serial interface | Input | P21/SO |
| TIO | Input | External count clock input to 8-bit timer (TM00) | Input | P24/INTP0 |
| TI1 | Input | External count clock input to 8-bit timer (TM01) | Input | P25/INTP1 |
| TO2 | Output | 8-bit timer (TM02) output | Input | P23/CMPTOUT0 |
| TO5 | Output | 16-bit timer (TM50) output | Input | P26/INTP2 |
| CPT5 | Input | Capture edge input | Input | P27/INTP3 |
| CMPTOUTO | Output | Comparator output | Input | P23/TO2 |
| CMPINO | Input | Comparator input | Input | P60/ANIO |
| CMPREF0 | Input | Comparator reference voltage input | Input | P61/ANI1 |
| ANIO | Input | Analog input for A/D converter | Input | P60/CMPIN0 |
| ANI1 |  |  |  | P61/CMPREF0 |
| ANI2 to ANI6 |  |  |  | P62 to P66 |
| AVref | - | Reference voltage for A/D converter | - | - |
| AVss | - | Ground potential for A/D converter | - | - |
| AVDd | - | Analog power supply for A/D converter | - | - |
| S0 to S15 | Output | Segment signal output of LCD controller/driver | Output | - |
| S16 to S19 |  |  | Input | P93 to P90 |
| S20 to S27 |  |  |  | P87 to P80 |
| COMO to COM3 | Output | Common signal output of LCD controller/driver | Output | - |
| V Lco to VLC2 | - | LCD driving voltage | - | - |
| BIAS | - | Supply voltage for LCD driving | - | - |
| X1 | Input | Connecting crystal resonator for main system clock oscillation | - | - |
| X2 | - |  | - | - |
| XT1 | Input | Connecting crystal resonator for subsystem clock oscillation | - | - |
| XT2 | - |  | - | - |
| RESET | Input | System reset input | Input | - |

### 3.2 Non-Port Pins (2/2)

| Pin Name | I/O | Function | After Reset | Alternate Function |
| :--- | :---: | :--- | :---: | :---: |
| $V_{\mathrm{DD} 0}$ | - | Positive power supply for ports | - | - |
| $\mathrm{V}_{\mathrm{DD} 1}$ | - | Positive power supply (except ports) | - | - |
| $\mathrm{V}_{\mathrm{Ss} 0}$ | - | Ground potential for ports | - | - |
| $\mathrm{V}_{\mathrm{SS} 1}$ | - | Ground potential (except ports) | - | - |
| $\mathrm{V}_{\mathrm{PP}}$ | - | Flash memory programming mode setting. High-voltage application <br> for program write/verify. | - | - |

### 3.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 3-1.
For the I/O circuit configuration of each type, refer to Figure 3-1.
Table 3-1. Types of Pin I/O Circuits and Recommended Connection of Unused Pins

|  | Pin Name | I/O Circuit Type | I/O | Recommended Connection of Unused Pins |
| :---: | :---: | :---: | :---: | :---: |
|  | P00 to P03 | $5-\mathrm{H}$ | I/O | Input: Independently connect to VDDo, VDD1, Vsso, or Vss1 via a resistor. |
|  | P20/SCK/ASCK | 8-C |  | Output: Leave open. |
|  | P21/SO/TxD |  |  |  |
|  | P22/SI/RxD |  |  |  |
|  | P23/CMPTOUT0/TO2 | 10-B |  |  |
| $\star$ | P24/INTP0/TI0 | 8-C |  | Input: Independently connect to VdDo or Vss1 via a resistor. <br> Output: Leave open. |
| $\star$ | P25/INTP1/TI1 |  |  |  |
| $\star$ | P26/INTP2/TO5 |  |  |  |
| * | P27/INTP3/CPT5 |  |  |  |
|  | P40/KR0 to P45/KR5 |  |  | Input: Independently connect to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{ss}}$, or $\mathrm{V}_{\mathrm{ss} 1}$ via a resistor. <br> Output: Leave open. |
|  | P46, P47 | $5-\mathrm{H}$ |  |  |
|  | P50 to P53 | 13-T |  | Input: Independently connect to VdDo or VDD1 via a resistor. <br> Output: Leave open. |
|  | P60/ANI0/CMPIN0 | 9-D | Input | Connect directly to VdDo, VDD1, Vsso, or Vss1. |
|  | P61/ANI1/CMPREF0 |  |  |  |
|  | P62/ANI2 to P66/ANI6 | 9-C |  |  |
|  | P80/S27 to P87/S20 | 17-F | I/O | Input: Independently connect to $\mathrm{V}_{\mathrm{DD}}$, $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{Ss}}$, or $\mathrm{V}_{\mathrm{SS} 1}$ via a resistor. <br> Output: Leave open. |
|  | P90/S19 to P93/S16 |  |  |  |
|  | S0 to S15 | 17-B | Output | Leave open. |
|  | COM0 to COM3 | 18-A |  |  |
|  | Vlco to V LC2 | - | - |  |
|  | BIAS |  |  | Leave open (If all VLco to VLC2 are unused, however, independently connect them to Vsso or Vss1 via a resistor). |
| $\star$ | AV ${ }_{\text {ref }}$ |  |  | Connect directly to V ${ }_{\text {ddo }}$, Vdd1, $\mathrm{V}_{\text {sso, }}$ or $\mathrm{V}_{\text {ss1 }}$. |
| $\star$ | AVdd |  |  | Connect directly to Vddo, or Vssi. |
| $\star$ | AVss |  |  | Connect directly to V ${ }_{\text {dDo, }}$ or $\mathrm{V}_{\text {SS1 }}$. |
|  | XT1 |  | Input |  |
|  | XT2 |  | - | Leave open. |
|  | $\overline{\text { RESET }}$ | 2 | Input | - |
| $\star$ | VPP | - | - | Connect a $10 \mathrm{k} \Omega$ pull-down resistor or connect directly to V sso or V ss1. |

Figure 3-1. Pin I/O Circuits (1/2)


Figure 3-1. Pin I/O Circuits (2/2)


## 4. MEMORY SPACE

The $\mu$ PD78F9418A can access 64 KB of memory space. Figure $4-1$ shows the memory map.

Figure 4-1. Memory Map


## 5. FLASH MEMORY PROGRAMMING

The program memory that is incorporated in the $\mu \mathrm{PD} 78 \mathrm{~F} 9418 \mathrm{~A}$ is flash memory.
With flash memory, it is possible to write programs on-board. Writing is performed by connecting a dedicated flash programmer (Flashpro III (Part No. FL-PR3, PG-FP3)) to the host machine and the target system.

Remark FL-PR3 is a product of Naito Densei Machida Mfg. Co., Ltd.

### 5.1 Selecting Communication Mode

Writing to flash memory is performed using the Flashpro III in a serial communication mode. Select one of the communication modes in Table 5-1. The selection of the communication mode is made by using the format shown in Figure 5-1. Each communication mode is selected using the number of VPP pulses shown in Table 5-1.

Table 5-1. List of Communication Mode

| Communication Mode | Pins $^{\text {Note 1 }}$ | VPP Pulses |
| :--- | :--- | :--- |
| 3-wire serial I/O | SCK/ASCK/P20 <br> SO/TxD/P21 <br> SI/RxD/P22 | 0 |
| UART | TxD/SO/P21 <br> RxD/SI/P22 | 8 |
|  |  |  |
|  | P00 (Serial clock input) <br> P01 (Serial data output) <br> P02 (Serial data input) | 12 |
|  | P40/KR0 (Serial clock input) <br> P41/KR1 (Serial data output) <br> P42/KR2 (Serial data input) | 13 |

Notes 1. Shifting to the flash memory programming mode sets all pins not used for flash memory programming to the same state as that immediately after reset. If the external device connected to each port does not acknowledge the state immediately after reset, pin handling such as connecting to Vod or Vss via a resistor is required.
2. Serial transfer is performed by controlling ports by software.

Caution Be sure to select a communication mode using the number of Vpp pulses shown in Table 5-1.

Figure 5-1. Format of Communication Mode Selection

$\overline{\text { RESET }}$
VDD
$V_{S S}$


### 5.2 Function of Flash Memory Programming

Operations such as writing to flash memory are performed by various command/data transmission and reception operations according to the selected communication mode. Table 5-2 shows the major functions of flash memory programming.

Table 5-2. Major Function of Flash Memory Programming

| Function |  |
| :--- | :--- |
| Batch erase | Deletes the entire memory contents. |
| Batch blank check | Checks the deletion status of the entire memory. |
| Data write | Performs a write operation to the flash memory based on the write start address and the number of <br> data to be written (number of bytes). |
| Batch verify | Compares the entire memory contents with the input data. |

### 5.3 Connecting Flashpro III

The connection of the Flashpro III and the $\mu$ PD78F9418A differs according to the communication mode (3-wire serial I/O, UART, and pseudo 3-wire). The connections for each communication mode are shown in Figures 5-2, 5-3, and 5-4, respectively.

Figure 5-2. Connection Example of Flashpro III When Using 3-Wire Serial I/O Mode

$\star \quad$ Note Connect the CLK pin when the system clock is input from the Flashpro III. When a resonator has already been connected to the X 1 pin, there is no need to connect the CLK pin to X 1 pin .

* Caution Be sure to connect the Vdd pin to the Vdd pin of Flashpro III, even if the power supply is connected to the pin. When using the power supply, apply the voltage before starting programming.

Figure 5-3. Connection Example of Flashpro III When Using UART Mode


Note Connect the CLK pin when the system clock is input from the Flashpro III. When a resonator has already been connected to the X 1 pin , there is no need to connect the CLK pin to X 1 pin .

Caution Be sure to connect the Vdd pin to the Vdd pin of Flashpro III, even if the power supply is connected to the pin. When using the power supply, apply the voltage before starting programming.

Figure 5-4. Connection Example of Flashpro III When Using Pseudo 3-Wire (When PO Is Used)


Note Connect the CLK pin when the system clock is input from the Flashpro III. When a resonator has already been connected to the X 1 pin, there is no need to connect the CLK pin to X 1 pin .

Caution Be sure to connect the Vdd pin to the Vdd pin of Flashpro III, even if the power supply is connected to the pin. When using the power supply, apply the voltage before starting programming.

### 5.4 Example of Settings for Flashpro III (PG-FP3)

When writing to flash memory using Flashpro III (PG-FP3), make the following settings.
<1> Load a parameter file.
<2> Select the mode of serial communication and serial clock with a type command.
$<3>$ Make the settings according to the example of settings for PG-FP3 shown below.

Table 5-3. Example of Settings for PG-FP3

| Communication Mode | Example of Settings for PG-FP3 |  | Vpp Pulse Number ${ }^{\text {Note } 1}$ |
| :---: | :---: | :---: | :---: |
| 3 -wire serial I/O |  | SIO-ch0 | 0 |
|  | CPU CLK | On Target Board |  |
|  |  | In Flashpro |  |
|  | On Target Board | 4.1943 MHz |  |
|  | SIO CLK | 1.0 MHz |  |
|  | In Flashpro | 4.0 MHz |  |
|  | SIO CLK | 1.0 MHz |  |
| UART | COMM PORT | UART-ch0 | 8 |
|  | CPU CLK | On Target Board |  |
|  | On Target Board | 4.91 MHz |  |
|  | UART BPS | $9600 \mathrm{bps}^{\text {Note } 2}$ |  |
| Pseudo 3-wire | COMM PORT | Port A/B | 12/13 |
|  | CPU CLK | On Target Board |  |
|  |  | In Flashpro |  |
|  | On Target Board | 4.1943 MHz |  |
|  | SIO CLK | 1.0 kHz |  |
|  | In Flashpro | 4.0 MHz |  |
|  | SIO CLK | 1.0 kHz |  |

Notes 1. This is the number of VPP pulses that are supplied by the Flashpro III at serial communication initialization. The pins that will be used for communication are determined according to this number.
2. Select one of $9600 \mathrm{bps}, 19200 \mathrm{bps}, 38400 \mathrm{bps}$, or 76800 bps .

Remark COMM PORT: Serial port selection
SIO CLK: Serial clock frequency selection
CPU CLK: Input CPU clock source selection

### 5.5 On-Board Pin Connections

When programming on the target system, provide a connector on the target system to connect to the dedicated flash programmer.

There may be cases in which an on-board function that switches from the normal operation mode to flash memory programming mode is required.
<VPP pin>
Input 0 V to the VPP pin in the normal operation mode. A write voltage of 10.0 V (TYP.) is supplied to the VPP pin in the flash memory programming mode. Therefore, connect the VPP pin using method (1) or (2) below.
(1) Connect a pull-down resistor of $\operatorname{RVPP}=10 \mathrm{k} \Omega$ to the $\mathrm{V}_{\mathrm{PP}}$ pin.
(2) Set the jumper on the board to switch the input of VPP pin to the programmer side or directly to GND.

The following shows an example of Vpp pin connection.

Figure 5-5. Vpp Pin Connection Example

<Serial interface pins>

The following shows the pins used by each serial interface.

| Serial Interface | Pins Used |
| :--- | :--- |
| 3-wire serial I/O | SI, SO, $\overline{\mathrm{SCK}}$ |
| UART | RxD, TxD |
| Pseudo 3-wire | P00, P01, P02 |
|  | P40, P41, P42 |

Note that signal conflict or malfunction of other devices may occur when an on-board serial interface pin that is connected to another device is connected to the dedicated flash programmer.
(1) Signal conflict

A signal conflict occurs if the dedicated flash programmer (output) is connected to a serial interface pin (input) connected to another device (output). To prevent this signal conflict, isolate the connection with the other device or put the other device in the output high impedance status.

Figure 5-6. Signal Conflict (Serial Interface Input Pin)


In the flash memory programming mode, the signal output by another device and the signal sent by the dedicated flash programmer conflict. To prevent this, isolate the signal on the device side.
(2) Malfunction of another device

When the dedicated flash programmer (output or input) is connected to a serial interface pin (input or output) connected to another device (input), a signal may be output to the device, causing a malfunction. To prevent such malfunction, isolate the connection with other device or set so that the input signal to the device is ignored.

Figure 5-7. Malfunction of Another Device


If the signal output by the dedicated flash programmer affects another device, isolate the signal on the device side.
< RESET pin>
When the reset signal of the dedicated flash programmer is connected to the $\overline{\text { RESET }}$ pin connected to the reset signal generator on the board, a signal conflict occurs. To prevent this signal conflict, isolate the connection with the reset signal generator.

If a reset signal is input from the user system in the flash memory programming mode, a normal programming operation will not be performed. Do not input signals other than reset signals from the dedicated flash programmer during this period.

Figure 5-8. Signal Conflict ( $\overline{\text { RESET }}$ Pin)
 by the reset signal generator and the signal output by the dedicated flash programmer conflict, therefore, isolate the signal on the reset signal generator side

## <Port pins>

Shifting to the flash memory programming mode sets all the pins except those used for flash memory programming communication to the status immediately after reset.

Therefore, if the external device does not acknowledge an initial status such as the output high impedance status, connect the external device to VDDo, VDD1, Vsso, or Vss1 via a resistor.

## <Oscillation pins>

When using an on-board clock, connection of $\mathrm{X} 1, \mathrm{X} 2, \mathrm{XT} 1$, and XT 2 must conform to the methods in the normal operation mode.

When using the clock output of the flash programmer, directly connect it to the X1 pin with the on-board main oscillator disconnected, and leave the X2 pin open. For the subclock, connection conforms to that in the normal operation mode.

## <Power supply>

To use the power output of the flash programmer, connect the Vodo and Vodi pins to VDD of the flash programmer, and the Vsso and Vss1 pins to GND of the flash programmer.

To use the on-board power supply, connection must conform to that in the normal operation mode. However, because the voltage is monitored by the flash programmer, therefore, VDD of the flash programmer must be connected.

For the other power pins (Avdd, AVref, $A V s s$ ), supply the same power supply as in the normal operation mode.

## <Other pins>

Handle the other pins (S0 to S15, COM0 to COM3, VLCo to VLC2, BIAS) in the same way as in the normal operation mode.

## ^ 5.6 Connection When Using Flash Memory Writing Adapter

The following shows an example of the recommended connection when using the flash memory writing adapter.

Figure 5-9. Example of Flash Memory Writing Adapter Connection When Using 3-Wire Serial I/O Mode


Figure 5-10. Example of Flash Memory Writing Adapter Connection When Using UART Mode


Figure 5-11. Example of Flash Memory Writing Adapter Connection When Using Pseudo 3-Wire Mode (When PO Is Used)


## 6. OUTLINE OF INSTRUCTION SET

This section shows a list of the instructions of the $\mu$ PD78F9418A.

### 6.1 Conventions

### 6.1.1 Operand formats and syntax

One or more operands are written in the operand field of each instruction in accordance with the operand format and syntax of that instruction (for details, refer to the assembler specifications). If two or more operands are shown, select one of them. The uppercase characters, and the symbols \#, !, \$, [, and ] are keywords and must be written as shown. The meanings of these symbols are as follows:

- \#: Specifies immediate data.
- \$: Specifies a relative address.
- !: Specifies an absolute address.
- [ ]: Specifies an indirect address.

To specify immediate data, write an appropriate value or label. When using a label, be sure to use the symbols \#, !, \$, [, and ].

The register syntax operands $r$ and $r p$ can be specified as either a function name (such as $X, A$, and $C$ ) or an absolute name (such as R0, R1, and R2 as shown in the parentheses in the table below).

Table 6-1. Operand Formats and Syntax

| Format | Syntax |
| :--- | :--- |
| $r$ | X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7) <br> rp (RP0), BC (RP1), DE (RP2), HL (RP3) <br> sfr |
| saddr <br> saddrp <br> Special function register symbol |  |
| addr16 | FE20H to FF1FH Immediate data or label <br> FE20H to FF1FH Immediate data or label (even address only) |
| addr5 | 0000H to FFFFH Immediate data or label (even address only when 16-bit data transfer instruction is <br> word <br> byte <br> bit |
| 16-bit immediate data or label <br> 8-bit immediate data or label <br> 3-bit immediate data or label |  |

### 6.1.2 Explanation of symbols in operation field

A: A register; 8-bit accumulator
X: $\quad \mathrm{X}$ register
B: B register
C: $\quad$ C register
D: D register
E: E register
H: $\quad \mathrm{H}$ register
L: L register
AX: AX register pair; 16-bit accumulator
$B C: \quad B C$ register pair
DE: DE register pair
HL: HL register pair
PC: Program counter
SP: Stack pointer
PSW: Program status word
CY: Carry flag
AC: Auxiliary carry flag
Z: Zero flag
IE: Interrupt request enable flag
NMIS: Non-maskable interrupt processing flag
( ): Contents of memory addressed by address or register contents in ( )
$\mathrm{X}_{\mathrm{H}}, \mathrm{X}_{\mathrm{L}}$ : Higher 8 bits and lower 8 bits of 16-bit register
$\wedge$ : Logical product (AND)
v: Logical sum (OR)
$\forall$ : Exclusive logical sum (exclusive OR)

- : Inverted data
addr16: 16-bit immediate data or label
jdisp8: Signed 8-bit data (displacement value)


### 6.1.3 Explanation of symbols in flag operation field

(Blank): Not affected
0 : Cleared to 0
1: $\quad$ Set to 1
$x$ : $\quad$ Set or cleared depending on result
$R$ : Previously saved value is stored

### 6.2 Operation List

| Mnemonic | Operand |  | Bytes | Clocks | Operation | Flag |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Z AC CY |
| MOV | r, \#byte |  | 3 | 6 | $\mathrm{r} \leftarrow$ byte |  |
|  | saddr, \#byte |  | 3 | 6 | (saddr) $\leftarrow$ byte |  |
|  | sfr, \#byte |  | 3 | 6 | sfr $\leftarrow$ byte |  |
|  | A, r | Note 1 | 2 | 4 | $A \leftarrow r$ |  |
|  | r, A | Note 1 | 2 | 4 | $r \leftarrow A$ |  |
|  | A, saddr |  | 2 | 4 | $\mathrm{A} \leftarrow$ (saddr) |  |
|  | saddr, A |  | 2 | 4 | (saddr) $\leftarrow \mathrm{A}$ |  |
|  | A, sfr |  | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{sfr}$ |  |
|  | sfr, A |  | 2 | 4 | $\mathrm{sfr} \leftarrow \mathrm{A}$ |  |
|  | A, !addr16 |  | 3 | 8 | $\mathrm{A} \leftarrow(\mathrm{addr} 16)$ |  |
|  | !addr16, A |  | 3 | 8 | (addr16) ¢A |  |
|  | PSW, \#byte |  | 3 | 6 | PSW↔byte | $\times \times \times$ |
|  | A, PSW |  | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{PSW}$ |  |
|  | PSW, A |  | 2 | 4 | PSW $\leftarrow \mathrm{A}$ | $\times \times \times$ |
|  | A, [DE] |  | 1 | 6 | $\mathrm{A} \leftarrow(\mathrm{DE})$ |  |
|  | [DE], A |  | 1 | 6 | $(\mathrm{DE}) \leftarrow \mathrm{A}$ |  |
|  | A, [HL] |  | 1 | 6 | $\mathrm{A} \leftarrow(\mathrm{HL})$ |  |
|  | [HL], A |  | 1 | 6 | $(\mathrm{HL}) \leftarrow \mathrm{A}$ |  |
|  | A, [HL+byte] |  | 2 | 6 | $\mathrm{A} \leftarrow(\mathrm{HL}+$ byte $)$ |  |
|  | [HL+byte], A |  | 2 | 6 | $(\mathrm{HL}+$ byte $) \leftarrow \mathrm{A}$ |  |
| XCH | A, X |  | 1 | 4 | $\mathrm{A} \leftrightarrow \mathrm{X}$ |  |
|  | A, r | Note 2 | 2 | 6 | $A \leftrightarrow r$ |  |
|  | A, saddr |  | 2 | 6 | A $\leftrightarrow$ (saddr) |  |
|  | A, sfr |  | 2 | 6 | $\mathrm{A} \leftrightarrow$ (sfr) |  |
|  | A, [DE] |  | 1 | 8 | $\mathrm{A} \leftrightarrow(\mathrm{DE})$ |  |
|  | A, [HL] |  | 1 | 8 | $\mathrm{A} \leftrightarrow(\mathrm{HL})$ |  |
|  | A, [HL+byte] |  | 2 | 8 | $\mathrm{A} \leftrightarrow(\mathrm{HL}+$ byte) |  |
| MOVW | rp, \#word |  | 3 | 6 | rp $\leftarrow$ word |  |
|  | AX, saddrp |  | 2 | 6 | AX $\leftarrow$ (saddrp) |  |
|  | saddrp, AX |  | 2 | 8 | ( saddrp) $\leftarrow \mathrm{AX}$ |  |
|  | AX, rp | Note 3 | 1 | 4 | $A X \leftarrow r p$ |  |
|  | rp, AX | Note 3 | 1 | 4 | $\mathrm{rp} \leftarrow \mathrm{AX}$ |  |
| XCHW | AX, rp | Note 3 | 1 | 8 | AX $\leftrightarrow \mathrm{rp}$ |  |

Notes 1. Except $r=A$
2. Except $r=A, X$
3. $r p=B C, D E$, or HL only

Remark One clock of an instruction is equivalent to one CPU clock (fCPU) selected by the processor clock control register (PCC).

| Mnemonic | Operand | Bytes | Clocks | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z | AC | CY |
| ADD | A, \#byte | 2 | 4 | A, CY $\leftarrow$ A+byte | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr), CY $\leftarrow$ (saddr)+byte | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | A, CY $\leftarrow \mathrm{A}+\mathrm{r}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}+$ (saddr) | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | A, CY $\leftarrow \mathrm{A}+($ addr16) | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL+byte] | 2 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL}+$ byte $)$ | $\times$ | $\times$ | $\times$ |
| ADDC | A, \#byte | 2 | 4 | A, CY $\leftarrow$ A + byte + CY | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr), $\mathrm{CY} \leftarrow$ (saddr)+byte+CY | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}+\mathrm{r}+\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}+$ (saddr) +CY | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | A, $\mathrm{CY} \leftarrow \mathrm{A}+$ (addr16)+CY | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}+(\mathrm{HL})+\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL+byte] | 2 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}+$ (HL+byte)+CY | $\times$ | $\times$ | $\times$ |
| SUB | A, \#byte | 2 | 4 | A, CY $\leftarrow$ A-byte | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr), CY $\leftarrow$ (saddr)-byte | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | A, $\mathrm{C} \leftarrow \mathrm{A}-\mathrm{r}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A, CYヶA-(saddr) | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | $\mathrm{A}, \mathrm{CY} \leftarrow \mathrm{A}$-(addr16) | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL+byte] | 2 | 6 | A, CY $\leftarrow \mathrm{A}-(\mathrm{HL}+$ byte) | $\times$ | $\times$ | $\times$ |
| SUBC | A, \#byte | 2 | 4 | A, CY $\leftarrow$ A-byte-CY | $\times$ | $\times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr), $\mathrm{CY} \leftarrow$ (saddr)-byte-CY | $\times$ | $\times$ | $\times$ |
|  | A, r | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}-\mathrm{r}-\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, saddr | 2 | 4 | A, $\mathrm{CY} \leftarrow \mathrm{A}$-(saddr)-CY | $\times$ | $\times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | A, CY $\leftarrow \mathrm{A}$-(addr16)-CY | $\times$ | $\times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A, $\mathrm{CY} \leftarrow \mathrm{A}-(\mathrm{HL})-\mathrm{CY}$ | $\times$ | $\times$ | $\times$ |
|  | A, [HL+byte] | 2 | 6 | A, CY $\leftarrow$ A-(HL+byte)-CY | $\times$ | $\times$ | $\times$ |
| AND | A, \#byte | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ byte | $\times$ |  |  |
|  | saddr, \#byte | 3 | 6 | (saddr) $\leftarrow$ (saddr) $\wedge$ byte | $\times$ |  |  |
|  | A, r | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \wedge \mathrm{r}$ | $\times$ |  |  |
|  | A, saddr | 2 | 4 | $\mathrm{A} \leftarrow \mathrm{A} \wedge$ (saddr) | $\times$ |  |  |
|  | A, !addr16 | 3 | 8 | A $\leftarrow \mathrm{A}_{\wedge}$ (addr16) | $\times$ |  |  |
|  | A, [HL] | 1 | 6 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL})$ | $\times$ |  |  |
|  | A, [HL+byte] | 2 | 6 | $\mathrm{A} \leftarrow \mathrm{A} \wedge(\mathrm{HL}+$ byte) | $\times$ |  |  |

Remark One clock of an instruction is equivalent to one CPU clock (fCPU) selected by the processor clock control register (PCC).

| Mnemonic | Operand | Bytes | Clocks | Operation | Flag |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z AC | CY |
| OR | A, \#byte | 2 | 4 | A $\leftarrow$ Avbyte | $\times$ |  |
|  | saddr, \#byte | 3 | 6 | (saddr) $\leftarrow$ (saddr) ${ }^{\text {a byte }}$ | $\times$ |  |
|  | A, r | 2 | 4 | $A \leftarrow A \vee r$ | $\times$ |  |
|  | A, saddr | 2 | 4 | $A \leftarrow A \vee$ (saddr) | $\times$ |  |
|  | A, !addr16 | 3 | 8 | $\mathrm{A} \leftarrow \mathrm{A} \vee$ (addr16) | $\times$ |  |
|  | A, [HL] | 1 | 6 | $A \leftarrow A \vee(H L)$ | $\times$ |  |
|  | A, [HL+byte] | 2 | 6 | $A \leftarrow A \vee(H L+b y t e)$ | $\times$ |  |
| XOR | A, \#byte | 2 | 4 | A $\leftarrow$ A $\forall$ byte | $\times$ |  |
|  | saddr, \#byte | 3 | 6 | (saddr) $\leftarrow$ (saddr) $\forall$ byte | $\times$ |  |
|  | A, r | 2 | 4 | $A \leftarrow A \not r r$ | $\times$ |  |
|  | A, saddr | 2 | 4 | $A \leftarrow A \forall$ (saddr) | $\times$ |  |
|  | A, !addr16 | 3 | 8 | $A \leftarrow A \nleftarrow$ (addr16) | $\times$ |  |
|  | A, [HL] | 1 | 6 | $A \leftarrow A \forall(H L)$ | $\times$ |  |
|  | A, [HL+byte] | 2 | 6 | $A \leftarrow A \forall(H L+b y t e)$ | $\times$ |  |
| CMP | A, \#byte | 2 | 4 | A-byte | $\times \times$ | $\times$ |
|  | saddr, \#byte | 3 | 6 | (saddr)-byte | $\times \times$ | $\times$ |
|  | A, r | 2 | 4 | A-r | $\times \times$ | $\times$ |
|  | A, saddr | 2 | 4 | A-(saddr) | $\times \times$ | $\times$ |
|  | A, !addr16 | 3 | 8 | A-(addr16) | $\times \times$ | $\times$ |
|  | A, [HL] | 1 | 6 | A-(HL) | $\times \times$ | $\times$ |
|  | A, [HL+byte] | 2 | 6 | A-(HL+byte) | $\times \times$ | $\times$ |
| ADDW | AX, \#word | 3 | 6 | AX, CY $\leftarrow \mathrm{AX}+$ word | $\times \times$ | $\times$ |
| SUBW | AX, \#word | 3 | 6 | $\mathrm{AX}, \mathrm{CY} \leftarrow \mathrm{AX}$-word | $\times \times$ | $\times$ |
| CMPW | AX, \#word | 3 | 6 | AX-word | $\times \times$ | $\times$ |
| INC | r | 2 | 4 | $\mathrm{r} \leftarrow \mathrm{r}+1$ | $\times \times$ |  |
|  | saddr | 2 | 4 | (saddr) $\leftarrow($ saddr $)+1$ | $\times \times$ |  |
| DEC | r | 2 | 4 | $\mathrm{r} \leftarrow \mathrm{r}-1$ | $\times \times$ |  |
|  | saddr | 2 | 4 | ( saddr) $\leftarrow($ saddr $)-1$ | $\times \times$ |  |
| INCW | rp | 1 | 4 | $\mathrm{rp} \leftarrow \mathrm{rp}+1$ |  |  |
| DECW | rp | 1 | 4 | $r p \leftarrow r p-1$ |  |  |
| ROR | A, 1 | 1 | 2 | $\left(C Y, A_{7} \leftarrow A_{0}, A_{m-1 \leftarrow} \leftarrow A_{m}\right) \times 1$ |  | $\times$ |
| ROL | A, 1 | 1 | 2 | $\left(C Y, A_{0} \leftarrow A_{7}, A_{m+1} \leftarrow A_{m}\right) \times 1$ |  | $\times$ |
| RORC | A, 1 | 1 | 2 | $\left(C Y \leftarrow A_{0}, A_{7} \leftarrow C Y, A_{m-1} \leftarrow A_{m}\right) \times 1$ |  | $\times$ |
| ROLC | A, 1 | 1 | 2 | $\left(C Y \leftarrow A_{7}, A_{0} \leftarrow C Y, A_{m+1} \leftarrow A_{m}\right) \times 1$ |  | $\times$ |

Remark One clock of an instruction is equivalent to one CPU clock (fcpu) selected by the processor clock control register (PCC).

| Mnemonic | Operand | Bytes | Clocks | Operation | Flag |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | AC | CY |
| SET1 | saddr. bit | 3 | 6 | (saddr. bit) $<1$ |  |  |  |
|  | sfr. bit | 3 | 6 | sfr. bit $\leftarrow 1$ |  |  |  |
|  | A. bit | 2 | 4 | A. bit $\leftarrow 1$ |  |  |  |
|  | PSW. bit | 3 | 6 | PSW. bit $\leftarrow 1$ | $\times$ | $\times$ | $\times$ |
|  | [HL]. bit | 2 | 10 | (HL). $\mathrm{bit} \leftarrow 1$ |  |  |  |
| CLR1 | saddr. bit | 3 | 6 | (saddr. bit) $\leftarrow 0$ |  |  |  |
|  | sfr. bit | 3 | 6 | sfr. bit $\leftarrow 0$ |  |  |  |
|  | A. bit | 2 | 4 | A. bit $\leftarrow 0$ |  |  |  |
|  | PSW. bit | 3 | 6 | PSW. bit $\leftarrow 0$ | $\times$ | $\times$ | $\times$ |
|  | [HL]. bit | 2 | 10 | (HL). bit $\leftarrow 0$ |  |  |  |
| SET1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow 1$ |  |  | 1 |
| CLR1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow 0$ |  |  | 0 |
| NOT1 | CY | 1 | 2 | $\mathrm{CY} \leftarrow \overline{\mathrm{CY}}$ |  |  | $\times$ |
| CALL | !addr16 | 3 | 6 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+3) н,(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+3)\llcorner, \\ & \mathrm{PC} \leftarrow \text { addr16, } \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |
| CALLT | [addr5] | 1 | 8 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow(\mathrm{PC}+1) \mathrm{H},(\mathrm{SP}-2) \leftarrow(\mathrm{PC}+1)\llcorner, \\ & \mathrm{PC} \leftarrow \leftarrow(00000000, \text { addr5 }+1), \\ & \mathrm{PCL} \leftarrow(00000000, \text { addr5 }), \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |
| RET |  | 1 | 6 | $\begin{aligned} & \mathrm{PC}+\leftarrow(\mathrm{SP}+1), \mathrm{PC} \leftarrow(\mathrm{SP}), \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ |  |  |  |
| RETI |  | 1 | 8 | $\begin{aligned} & \mathrm{PC} \leftarrow \leftarrow(\mathrm{SP}+1), \mathrm{PC} \leftarrow \leftarrow(\mathrm{SP}), \\ & \mathrm{PSW} \leftarrow(\mathrm{SP}+2), \mathrm{SP} \leftarrow \mathrm{SP}+3, \\ & \mathrm{NMIS} \leftarrow 0 \end{aligned}$ | R | R | R |
| PUSH | PSW | 1 | 2 | $(\mathrm{SP}-1) \leftarrow \mathrm{PSW}, \mathrm{SP} \leftarrow \mathrm{SP}-1$ |  |  |  |
|  | rp | 1 | 4 | $\begin{aligned} & (\mathrm{SP}-1) \leftarrow \mathrm{rp} н,(\mathrm{SP}-2) \leftarrow \mathrm{rpL}, \\ & \mathrm{SP} \leftarrow \mathrm{SP}-2 \end{aligned}$ |  |  |  |
| POP | PSW | 1 | 4 | $\mathrm{PSW} \leftarrow(\mathrm{SP}), \mathrm{SP} \leftarrow \mathrm{SP}+1$ | R | R | R |
|  | rp | 1 | 6 | $\begin{aligned} & \mathrm{rpH} \leftarrow(\mathrm{SP}+1), \text { rpL } \leftarrow(\mathrm{SP}), \\ & \mathrm{SP} \leftarrow \mathrm{SP}+2 \end{aligned}$ |  |  |  |
| MOVW | SP, AX | 2 | 8 | $\mathrm{SP} \leftarrow \mathrm{AX}$ |  |  |  |
|  | AX, SP | 2 | 6 | $\mathrm{AX} \leftarrow \mathrm{SP}$ |  |  |  |
| BR | !addr16 | 3 | 6 | $\mathrm{PC} \leftarrow$ addr16 |  |  |  |
|  | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 |  |  |  |
|  | AX | 1 | 6 | $\mathrm{P} \mathrm{C}_{\mathrm{H} \leftarrow \mathrm{A}, \mathrm{PC} \leftarrow \leftarrow X}$ |  |  |  |

Remark One clock of an instruction is equivalent to one CPU clock (fcPu) selected by the processor clock control register (PCC).

| Mnemonic | Operand | Bytes | Clocks | Operation | Flag |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Z AC CY |
| BC | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=1$ |  |
| BNC | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{CY}=0$ |  |
| BZ | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $\mathrm{Z}=1$ |  |
| BNZ | \$addr16 | 2 | 6 | $\mathrm{PC} \leftarrow \mathrm{PC}+2+$ jdisp8 if $Z=0$ |  |
| BT | saddr. bit, \$addr16 | 4 | 10 | $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC}+4+\mathrm{jdisp8} 8 \\ & \text { if (saddr. bit) }=1 \end{aligned}$ |  |
|  | sfr. bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr. bit $=1$ |  |
|  | A. bit, \$addr16 | 3 | 8 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A . bit $=1$ |  |
|  | PSW. bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+\mathrm{jdisp8}$ if PSW. bit $=1$ |  |
| BF | saddr. bit, \$addr16 | 4 | 10 | $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC}+4+\mathrm{jdisp} 8 \\ & \text { if (saddr. bit) }=0 \end{aligned}$ |  |
|  | sfr. bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if sfr. bit $=0$ |  |
|  | A. bit, \$addr16 | 3 | 8 | $\mathrm{PC} \leftarrow \mathrm{PC}+3+$ jdisp8 if A . bit $=0$ |  |
|  | PSW. bit, \$addr16 | 4 | 10 | $\mathrm{PC} \leftarrow \mathrm{PC}+4+$ jdisp8 if PSW. bit $=0$ |  |
| DBNZ | B, \$addr16 | 2 | 6 | $\begin{aligned} & \mathrm{B} \leftarrow \mathrm{~B}-1 \text {, then } \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{jdisp} 8 \text { if } \mathrm{B} \neq 0 \end{aligned}$ |  |
|  | C, \$addr16 | 2 | 6 | $\begin{aligned} & \mathrm{C} \leftarrow \mathrm{C}-1 \text {, then } \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{jdisp} 8 \text { if } \mathrm{C} \neq 0 \end{aligned}$ |  |
|  | saddr, \$addr16 | 3 | 8 | $\begin{aligned} & \text { (saddr) } \leftarrow(\text { saddr })-1 \text {, then } \\ & \mathrm{PC} \leftarrow \mathrm{PC}+3+\text { jdisp8 if (saddr) } \neq 0 \end{aligned}$ |  |
| NOP |  | 1 | 2 | No Operation |  |
| El |  | 3 | 6 | $\mathrm{IE} \leftarrow 1$ (Enable Interrupt) |  |
| DI |  | 3 | 6 | $\mathrm{IE} \leftarrow 0$ (Disable Interrupt) |  |
| HALT |  | 1 | 2 | Set HALT Mode |  |
| STOP |  | 1 | 2 | Set STOP Mode |  |

Remark One clock of an instruction is equivalent to one CPU clock (fcpu) selected by the processor clock control register (PCC).

## 7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions |  | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Vdd | $\begin{aligned} & A V_{\mathrm{DD}}-0.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \mathrm{A} \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\ & \mathrm{~A} \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \\ & \mathrm{~A} \mathrm{~V}_{\mathrm{REF}} \leq \mathrm{AVD}+0.3 \mathrm{~V} \end{aligned}$ |  | -0.3 to +6.5 | V |
|  | AVDD |  |  |  |  |
|  | AVref |  |  |  |  |
| Input voltage | $\mathrm{V}_{11}$ | Pins other thar | o P53 | -0.3 to V $\mathrm{DD}+0.3$ | V |
|  | V12 | P50 to P53 | N -ch open drain | -0.3 to +13 | V |
| Output voltage | Vo |  |  | -0.3 to V ${ }_{\text {dD }}+0.3$ | V |
| Output current, high | IOH | 1 pin |  | -10 | mA |
|  |  | Total for all |  | -30 | mA |
| Output current, low | IoL | 1 pin |  | 30 | mA |
|  |  | Total for all |  | 160 | mA |
| Operating ambient | $\mathrm{T}_{\mathrm{A}}$ | In normal op | mode | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| temperature |  | During flash | programming | 10 to 40 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

Main System Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VdD}=1.8$ to 5.5 V )


Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
2. Time required to stabilize oscillation after reset or STOP mode release. Use a resonator whose oscillation is stabilized within the oscillation wait time.

Cautions 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vsso.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Subsystem Clock Oscillator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D=1.8$ to 5.5 V )


Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
2. Time required to stabilize oscillation after reset or STOP mode release. Use a resonator whose oscillation is stabilized within the oscillation wait time.

Cautions 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vsso.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V ) (1/2)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current, high | Іон | Per pin |  |  |  | -1 | mA |
|  |  | Total for all pins |  |  |  | -15 | mA |
| Output current, low | IoL | Per pin |  |  |  | 10 | mA |
|  |  | Total for all pins |  |  |  | 80 | mA |
| Input voltage, high | $\mathrm{V}_{\mathrm{IH} 1}$ | P00 to P03, P46, P47, P60 to P66, P80 to P87, P90 to P93 | $\mathrm{V} D \mathrm{D}=2.7$ to 5.5 V | 0.7 V dd |  | V ${ }_{\text {d }}$ | V |
|  |  |  | $V_{D D}=1.8$ to 5.5 V | 0.9 VdD |  | VDD | V |
|  | $\mathrm{V}_{\mathrm{IH} 2}$ | N -ch open drain | $\mathrm{V} D \mathrm{D}=2.7$ to 5.5 V | 0.7 V dd |  | 12 | V |
|  |  |  | $V_{\text {DD }}=1.8$ to 5.5 V | 0.9 VdD |  | 12 | V |
|  | VIH3 | RESET, P20 to P27, P40 to P45 | V DD $=2.7$ to 5.5 V | 0.8 V dD |  | VDD | V |
|  |  |  | VDD $=1.8$ to 5.5 V | 0.9Vdd |  | Vod | V |
|  | VIH4 | X1, X2, XT1, XT2 | $V_{D D}=1.8$ to 5.5 V | Vdo-0.1 |  | VdD | V |
| Input voltage, Iow | VIL1 | P00 to P03, P46, P47, P60 to P66, P80 to P87, P90 to P93 | $\mathrm{V} \mathrm{DD}=2.7$ to 5.5 V | 0 |  | 0.3VDD | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V | 0 |  | 0.1 V dD | V |
|  | VIL2 | P50 to P53 | $\mathrm{V} D \mathrm{D}=2.7$ to 5.5 V | 0 |  | 0.3 VdD | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V | 0 |  | 0.1 VDD | V |
|  | VIL3 | RESET, P20 to P27, P40 to P45 | $V_{D D}=2.7$ to 5.5 V | 0 |  | 0.2 VdD | V |
|  |  |  | $\mathrm{V} \mathrm{DD}=1.8$ to 5.5 V | 0 |  | 0.1 VDD | V |
|  | VIL4 | X1, X2, XT1, XT2 | $V_{\text {DD }}=1.8$ to 5.5 V | 0 |  | 0.1 | V |
| Output voltage, high | VOH | $\mathrm{V} \mathrm{DD}=4.5$ to 5.5 V , $\mathrm{I} \mathrm{OH}=-1 \mathrm{~mA}$ |  | VDD-1.0 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V , $\mathrm{I} \mathrm{OH}=-100 \mu \mathrm{~A}$ |  | VdD-0.5 |  |  | V |
| Output voltage, low | Vol1 | Pins other than P50 to P53 | $\begin{aligned} & \mathrm{V} \text { DD }=4.5 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{loL}=10 \mathrm{~mA} \end{aligned}$ |  |  | 1.0 | V |
|  |  |  | $\begin{aligned} & \text { VDD }=1.8 \text { to } 5.5 \mathrm{~V} \\ & \text { loL }=400 \mu \mathrm{~A} \end{aligned}$ |  |  | 0.5 | V |
|  | Vol2 | P50 to P53 | $\begin{aligned} & \mathrm{V} D \mathrm{DD}=4.5 \mathrm{to} 5.5 \mathrm{~V} \\ & \mathrm{loL}=10 \mathrm{~mA} \end{aligned}$ |  |  | 1.0 | V |
|  |  |  | $\begin{aligned} & \mathrm{VDD}=1.8 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{loL}=1.6 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
| Input leakage current, high | ILIH1 | $V_{1}=V_{\text {dD }}$ | Pins other than P50 to P53 (N-ch open drain), X1, X2, XT1, and XT2 |  |  | 3 | $\mu \mathrm{A}$ |
|  | ILIH2 |  | X1, X2, XT1, XT2 |  |  | 20 | $\mu \mathrm{A}$ |
|  | ІІІн3 | V = 12 V | P50 to P53 (N-ch open drain) |  |  | 20 | $\mu \mathrm{A}$ |
| Input leakage current, low | ILIL1 | $\mathrm{V}_{1}=0 \mathrm{~V}$ | Pins other than P50 to P53 (N-ch open drain), X1, X2, XT1, and XT2 |  |  | -3 | $\mu \mathrm{A}$ |
|  | ILIL2 |  | X1, X2, XT1, XT2 |  |  | -20 | $\mu \mathrm{A}$ |
|  | ILıı3 |  | P50 to P53 (N-ch open drain) |  |  | $-3^{\text {Note }}$ | $\mu \mathrm{A}$ |

Note When P50 to P53 are set in the input mode, a low-level input leakage current of $-30 \mu \mathrm{~A}$ (MAX.) flows only for the duration of one cycle time if an instruction to read P50 to P53 is executed. Otherwise, the leakage current of $-3 \mu \mathrm{~A}$ (MAX.) flows.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V$)(2 / 2)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output leakage current, high | ILoн | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |  |  |  | 3 | $\mu \mathrm{A}$ |
| Output leakage current, low | ILOL | V o $=0 \mathrm{~V}$ |  |  |  | -3 | $\mu \mathrm{A}$ |
| Software pull-up resistor | $\mathrm{R}_{1}$ | V I $=0 \mathrm{~V}$, pins other than P50 to P53 |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
| Supply current | IDD1 $1^{\text {Note } 1}$ | 5.0 MHz crystal oscillation operating mode$(C 1=C 2=22 p F)$ | VDD $=5.0 \mathrm{~V} \pm 10 \%^{\text {Note } 4}$ |  | 5.0 | 14.0 | mA |
|  |  |  | VDD $=3.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 2.0 | 5.0 | mA |
|  |  |  | $\mathrm{V} \mathrm{DD}=2.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 1.5 | 3.0 | mA |
|  | IDD2 ${ }^{\text {Note } 1}$ | 5.0 MHz crystal oscillation HALT mode$(\mathrm{C} 1 \text { = C2 = } 22 \mathrm{pF})$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%^{\text {Note } 4}$ |  | 2.0 | 6.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 1.0 | 3.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 0.7 | 2.0 | mA |
|  | $\mathrm{lod}^{\text {Note } 1}$ | 32.768 kHz crystal oscillation operating mode ${ }^{\text {Note } 3}$$(\mathrm{C} 3=\mathrm{C} 4=22 \mathrm{pF}, \mathrm{R} 1=220 \mathrm{k} \Omega)$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 200 | 600 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {DD }}=3.0 \mathrm{~V} \pm 10 \%$ |  | 150 | 450 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 100 | 300 | $\mu \mathrm{A}$ |
|  | IDD4 $4^{\text {Note } 1}$ | 32.768 kHz crystal oscillation HALT mode ${ }^{\text {Note } 3}$$(\mathrm{C} 3=\mathrm{C} 4=22 \mathrm{pF}, \mathrm{R} 1=220 \mathrm{k} \Omega)$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 50 | 150 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%$ |  | 30 | 90 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 20 | 60 | $\mu \mathrm{A}$ |
|  | IDD5 $5^{\text {Note } 1}$ | 32.768 kHz crystal oscillation STOP mode | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {do }}=3.0 \mathrm{~V} \pm 10 \%$ |  | 0.05 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.05 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=2.0 \mathrm{~V} \pm 10 \%$ |  | 0.05 | 3.0 | $\mu \mathrm{A}$ |
|  | IDDE ${ }^{\text {Notes }}$, 2 | 5.0 MHz crystal oscillation A/D operation mode$(\mathrm{C} 1 \text { = C2 = } 22 \mathrm{pF})$ | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%^{\text {Note } 4}$ |  | 6.0 | 16.0 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 3.0 | 7.0 | mA |
|  |  |  | V DD $=2.0 \mathrm{~V} \pm 10 \%^{\text {Note } 5}$ |  | 2.5 | 5.0 | mA |

Notes 1. The current flowing to the $A V_{\text {REF }} O N$ (ADCSO (bit 7 of $A / D$ converter mode register 0 (ADMO)) = 1) current, $A V_{D D}$ current, and port current (including the current flowing through the on-chip pull-up resistors) is not included.
2. For the current flowing into $A V_{\text {ref, }}$ refer to 10-Bit A/D Converter Characteristics.
3. When main system clock is stopped
4. High-speed mode operation (when processor clock control register (PCC) is set to 00 H )
5. Low-speed mode operation (when PCC is set to 02 H )

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

LCD Characteristics ( $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D=2.2$ to 5.5 V )

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LCD drive voltage | VLCD | VAON20 = 1 |  | 2.2 |  | VDD | V |
|  |  | VAON20 $=0{ }^{\text {Note } 1}$ | At $1 / 3$ bias | 2.7 |  | VDD | V |
|  |  |  | At $1 / 2$ bias | 3.0 |  | VDD | V |
| LCD output voltage deviation ${ }^{\text {Note } 2}$ (common) | Vodc | $\mathrm{l} 0= \pm 5 \mu \mathrm{~A}$ | $\begin{aligned} & V_{\mathrm{LCDO}}=\mathrm{V}_{\mathrm{LCD}} \\ & \mathrm{~V}_{\mathrm{LCD} 1}=\mathrm{V}_{\mathrm{LCD}} \times 2 / 3 \end{aligned}$ | 0 |  | $\pm 0.2$ | V |
| LCD output voltage deviation ${ }^{\text {Note } 2}$ (segment) | Vods | $\mathrm{l}= \pm 1 \mu \mathrm{~A}$ | $\begin{aligned} & 2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{LCD}} \leq \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{LCD} 2}=\mathrm{V}_{\mathrm{LCD}} \times 1 / 3^{\text {Note } 1} \end{aligned}$ | 0 |  | $\pm 0.2$ | V |

Notes 1. $\mathrm{T}_{\mathrm{A}}=-10$ to $+85^{\circ} \mathrm{C}$ in the normal mode (VAON2O $=0$ )
2. Voltage deviation is the voltage difference between the ideal value of a segment or the common output (VLCDn; $\mathrm{n}=0$ to 2 ) and output voltage.

Flash Memory Write/Erase Characteristics
( $\mathrm{T}_{\mathrm{A}}=10$ to $40^{\circ} \mathrm{C}$, $\mathrm{VDD}=1.8$ to 5.5 V , in 5.0 MHz crystal oscillation operating mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write current ${ }^{\text {Note }}$ (Vdd pin) | Idow | When VPP supply voltage = VPP1 |  |  | 18 | mA |
| Write current ${ }^{\text {Vote }}$ (VPP pin) | IPPW | When VPP supply voltage = VPP1 |  |  | 22.5 | mA |
| $\begin{aligned} & \text { Erase current }{ }^{\text {Note }} \\ & \text { (VDD pin) } \end{aligned}$ | IdDE | When VPP supply voltage = VPP1 |  |  | 18 | mA |
| $\begin{aligned} & \text { Erase current }{ }^{\text {Note }} \\ & \text { (VPP pin) } \end{aligned}$ | IPPE | When VPP supply voltage = VPP1 |  |  | 115 | mA |
| Unit erase time | ter |  | 0.5 | 1 | 1 | S |
| Total erase time | tera |  |  |  | 20 | S |
| Write count |  | Erase/write are regarded as 1 cycle |  |  | 20 | Times |
| VPP supply voltage | Vppo | In normal operation | 0 |  | 0.2 VdD | V |
|  | VPP1 | During flash memory programming | 9.7 | 10.0 | 10.3 | V |

Note The current flowing to the ports (including the current flowing through the on-chip pull-up resistors) is not included.

## AC Characteristics

(1) Basic operation $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V$)$

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cycle time (minimum instruction execution time) | Tcr | Operating with main system clock | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0.4 |  | 8 | $\mu \mathrm{s}$ |
|  |  |  | V $\mathrm{DD}=1.8$ to 5.5 V | 1.6 |  | 8 | $\mu \mathrm{s}$ |
|  |  | Operating with subsystem clock |  | 114 | 122 | 125 | $\mu \mathrm{s}$ |
| TIO, TI1 input frequency | ${ }_{\text {fit }}$ | $V_{D D}=2.7$ to 5.5 V |  | 0 |  | 4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 0 |  | 275 | kHz |
| TIO, TI1 input high-/ low-level widths | tтiH, till | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 0.1 |  |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 1.8 |  |  | $\mu \mathrm{s}$ |
| Interrupt input high-/ low-level widths | tinth, tintL | INTP0 to INTP3 |  | 10 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { RESET input }}$ low-level width | trsL |  |  | 10 |  |  | $\mu \mathrm{s}$ |

Tcy vs Vdd (Main system clock)

(2) Serial interface $\left(\mathrm{T}_{\mathrm{A}}=-40\right.$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V$)$
(a) 3-wire serial I/O mode ( $\overline{\text { SCK }}$... Internal clock output)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tkcy1 | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | 800 |  |  | ns |
|  |  | $V_{D D}=1.8$ to 5.5 V |  | 3200 |  |  | ns |
| SCK high-/low-level widths | tkH1, tkL1 | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  | tксу1/2-50 |  |  | ns |
|  |  | $V_{\text {dD }}=1.8$ to 5.5 V |  | tkcy $/$ /2-150 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsIK1 | V DD $=2.7$ to 5.5 V |  | 150 |  |  | ns |
|  |  | $V_{D D}=1.8$ to 5.5 V |  | 500 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tksı1 | $\mathrm{V}_{\text {DD }}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{dD}}=1.8$ to 5.5 V |  | 600 |  |  | ns |
| SO output delay time from $\overline{\text { SCK }} \downarrow$ | tksot | $\begin{aligned} & \mathrm{R}=1 \mathrm{k} \Omega, \\ & \mathrm{C}=100 \mathrm{pF}^{\text {Note }} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 0 |  | 250 | ns |
|  |  |  | VDD $=1.8$ to 5.5 V | 0 |  | 1000 | ns |

Note $R$ and $C$ are the load resistance and load capacitance of the SO output line.
(b) 3-wire serial I/O mode ( $\overline{\text { SCK }} . .$. External clock input)

| Parameter | Symbol | Conditions |  | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { SCK }}$ cycle time | tксү2 | $\mathrm{V}_{\mathrm{dD}}=2.7$ to 5.5 V |  | 900 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  | 3500 |  |  | ns |
| $\overline{\text { SCK }}$ high-/low-level widths | tKH2, $\mathrm{tkL}^{\text {L }}$ | $V_{\text {dD }}=2.7$ to 5.5 V |  | 400 |  |  | $n s$ |
|  |  | $\mathrm{V}_{\mathrm{dD}}=1.8$ to 5.5 V |  | 1600 |  |  | ns |
| SI setup time (to $\overline{\mathrm{SCK}} \uparrow$ ) | tsıK2 | V DD $=2.7$ to 5.5 V |  | 100 |  |  | ns |
|  |  | $V_{D D}=1.8$ to 5.5 V |  | 150 |  |  | ns |
| SI hold time (from $\overline{\mathrm{SCK}} \uparrow$ ) | tkSI2 | $V_{\text {dD }}=2.7$ to 5.5 V |  | 400 |  |  | ns |
|  |  | $\mathrm{V} \mathrm{DD}=1.8$ to 5.5 V |  | 600 |  |  | ns |
| SO output delay time from $\overline{\text { SCK }} \downarrow$ | tkso2 | $\begin{aligned} & \mathrm{R}=1 \mathrm{k} \Omega, \\ & \mathrm{C}=100 \mathrm{pF}^{\text {Note }} \end{aligned}$ | V DD $=2.7$ to 5.5 V | 0 |  | 300 | ns |
|  |  |  | $V_{D D}=1.8$ to 5.5 V | 0 |  | 1000 | ns |

Note R and C are the load resistance and load capacitance of the SO output line.
(c) UART mode (Dedicated baud rate generator output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :--- | :--- | :---: | :---: | :---: |
| Transfer rate |  | VDD $=2.7$ to 5.5 V |  |  | 78125 | bps |
|  |  | VDD $=1.8$ to 5.5 V |  |  | 19531 | bps |

(d) UART mode (External clock input)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCK cycle time | tксуз | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 900 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V | 3500 |  |  | ns |
| ASCK high-/low-level widths | tкнз, tкıз | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V | 400 |  |  | ns |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V | 1600 |  |  | ns |
| Transfer rate |  | $\mathrm{V}_{\mathrm{DD}}=2.7$ to 5.5 V |  |  | 39063 | bps |
|  |  | $\mathrm{V}_{\mathrm{DD}}=1.8$ to 5.5 V |  |  | 9766 | bps |
| ASCK rise/fall times | $\mathrm{t}_{\mathrm{R}, \mathrm{tF}}$ |  |  |  | 1 | $\mu \mathrm{s}$ |

## AC Timing Test Points (excluding X1 and XT1 inputs)



## Clock Timing



TI Timing

TIO, TII


Interrupt Input Timing

$\overline{\text { RESET }}$ Input Timing

## Serial Transfer Timing

3-wire serial I/O mode:


Remark $m=1$ or 2

UART mode (external clock input):


10-Bit A/D Converter Characteristics
( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, 1.8 \mathrm{~V} \leq \mathrm{A} \mathrm{V}_{\mathrm{REF}} \leq \mathrm{AV} \mathrm{DD}=\mathrm{V}_{\mathrm{dD}} \leq 5.5 \mathrm{~V}, \mathrm{AV} \mathrm{ss}=\mathrm{Vss}=0 \mathrm{~V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 10 | 10 | 10 | bit |
| $\text { Overall error }{ }^{\text {Note }}$ |  | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  | $\pm 0.2$ | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  | $\pm 0.4$ | $\pm 0.6$ | \%FSR |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {ref }} \leq \mathrm{AV} \mathrm{VdD}^{5} 5.5 \mathrm{~V}$ |  | $\pm 0.8$ | $\pm 1.2$ | \%FSR |
| Conversion time | tconv | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\mathrm{REF}} \leq \mathrm{AV} \mathrm{VdD}^{5} 5.5 \mathrm{~V}$ | 14 |  | 100 | $\mu \mathrm{s}$ |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 14 |  | 100 | $\mu \mathrm{s}$ |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ | 28 |  | 100 | $\mu \mathrm{s}$ |
| $\text { Zero-scale error }{ }^{\text {Note }}$ | AINL | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.2$ | \%FSR |
| $\text { Full-scale error }{ }^{\text {Note }}$ | AINL | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 0.4$ | \%FSR |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 0.6$ | \%FSR |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 1.2$ | \%FSR |
| Non-integral linearity ${ }^{\text {Note }}$ | INL | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 2.5$ | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 4.5$ | LSB |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 8.5$ | LSB |
| Non-differential linearity ${ }^{\text {Note }}$ | DNL | $4.5 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 1.5$ | LSB |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD} \leq 5.5 \mathrm{~V}$ |  |  | $\pm 2.0$ | LSB |
|  |  | $1.8 \mathrm{~V} \leq \mathrm{AV}_{\text {REF }} \leq \mathrm{AV} \mathrm{VDD}^{5} 5.5 \mathrm{~V}$ |  |  | $\pm 3.5$ | LSB |
| Analog input voltage | VIAN |  | 0 |  | AVref | V |
| Reference voltage | AVref |  | 1.8 |  | AVdd | V |
| Resistance between AVref and $A V$ ss | Radref |  | 20 | 40 |  | $k \Omega$ |

Note Excludes quantization error ( $\pm 0.05 \%$ ).

Comparator Characteristics ( $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=1.8$ to 5.5 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analog input range | VCIn |  | 0 |  | VDD | V |
| Reference voltage input range | Vcref | $\mathrm{V}_{\mathrm{dD}}=2.7$ to 5.5 V | 1.35 | 1.6 | 1.85 | V |
|  |  | $V_{\text {dD }}=1.8$ to 5.5 V | 1.35 | 1.4 | 1.45 | V |
| Accuracy |  |  |  |  | $\pm 100$ | mV |

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics ( $\mathrm{TA}_{\mathrm{A}}=\mathbf{- 4 0}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data retention power supply voltage | VDDDR |  | 1.8 |  | 5.5 | V |
| Release signal set time | tsreL |  | 0 |  |  | $\mu \mathrm{s}$ |
| Oscillation stabilization wait time ${ }^{\text {Note } 1}$ | twalt | Release by RESET |  | $2^{15} / \mathrm{fx}$ |  | ms |
|  |  | Release by interrupt request |  | Note 2 |  | ms |

Notes 1. The oscillation stabilization wait time is the time after oscillation has started during which the CPU is stopped to prevent unstable operation.
2. Selection of $2^{12} / \mathrm{fx}, 2^{15} / \mathrm{fx}$, or $2^{17} / \mathrm{fx}$ is possible with bits 0 to 2 (OSTSO to OSTS2) of the oscillation stabilization time select register (OSTS).

Remark fx: Main system clock oscillation frequency

## Data Retention Timing (STOP mode release by RESET)



Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)


## 8. CHARACTERISTIC CURVE



## 9. PACKAGE DRAWINGS

## 80-PIN PLASTIC QFP (14x14)



Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :---: |
| A | $17.20 \pm 0.20$ |
| B | $14.00 \pm 0.20$ |
| C | $14.00 \pm 0.20$ |
| D | $17.20 \pm 0.20$ |
| F | 0.825 |
| G | 0.825 |
| H | $0.32 \pm 0.06$ |
| I | 0.13 |
| J | $0.65($ T.P. $)$ |
| K | $1.60 \pm 0.20$ |
| L | $0.80 \pm 0.20$ |
| M | $0.17_{-0}^{+0.03}$ |
| N | 0.10 |
| P | $1.40 \pm 0.10$ |
| Q | $0.125 \pm 0.075$ |
| R | $3^{\circ}{ }_{-3^{\circ}}{ }^{\circ}$ |
| S | 1.70 MAX. |
|  | P80GC-65-8BT-1 |

## 80-PIN PLASTIC TQFP (FINE PITCH) (12x12)



## NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS |
| :---: | :--- |
| A | $14.0 \pm 0.2$ |
| B | $12.0 \pm 0.2$ |
| C | $12.0 \pm 0.2$ |
| D | $14.0 \pm 0.2$ |
| F | 1.25 |
| G | 1.25 |
| $H$ | $0.22 \pm 0.05$ |
| I | 0.08 |
| J | 0.5 (T.P.) |
| K | $1.0 \pm 0.2$ |
| L | 0.5 |
| M | $0.145 \pm 0.05$ |
| N | 0.08 |
| P | 1.0 |
| Q | $0.1 \pm 0.05$ |
| $R$ | $3^{\circ+4^{\circ}}$ |
| S | $1.1 \pm 0.1$ |
| T | 0.25 |
| U | $0.6 \pm 0.15$ |
|  | P80GK-50-9EU-1 |

## 10. RECOMMENDED SOLDERING CONDITIONS

The $\mu$ PD78F9418A should be soldered and mounted under the following recommended conditions.
For details of the recommended soldering conditions, refer to the document Semiconductor Device Mounting Technology Manual (C10535E).

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 10-1. Surface Mounting Soldering Conditions
(1) $\mu$ PD78F9418AGC-8BT: 80-pin plastic QFP $(14 \times 14)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds.max. (at $210^{\circ} \mathrm{C}$ <br> or higher), Count: Two times or less | IR35-00-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ <br> or higher), Count: Two times or less | VP15-00-2 |
| Wave soldering | Solder bath temperature: $260^{\circ} \mathrm{C}$ max., Time: 10 seconds max., Count: <br> once, Preheating temperature: $120^{\circ} \mathrm{C}$ max. (package surface <br> temperature) | WS60-00-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) | - |

## Caution Do not use different soldering methods together (except for partial heating).

(2) $\mu$ PD78F9418AGK-9EU: 80-pin plastic TQFP (fine pitch) $(12 \times 12)$

| Soldering Method | Soldering Conditions | Recommended <br> Condition Symbol |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds max. (at $210^{\circ} \mathrm{C}$ <br> or higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after <br> that, prebake at $125^{\circ} \mathrm{C}$ for 10 hours) | IR35-107-2 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds max. (at $200^{\circ} \mathrm{C}$ <br> or higher), Count: Two times or less, Exposure limit: 7 days ${ }^{\text {Note }}$ (after <br> that, prebake at $125^{\circ} \mathrm{C}$ for 10 hours) | VP15-107-2 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ max., Time: 3 seconds max. (per pin row) |  |

Note After opening the dry pack, store it at $25^{\circ} \mathrm{C}$ or less and $65 \%$ RH or less for the allowable storage period.

## Caution Do not use different soldering methods together (except for partial heating).

## APPENDIX A. DIFFERENCES BETWEEN $\mu$ PD78F9418A AND MASK ROM VERSIONS

The $\mu$ PD78F9418A has flash memory in place of the internal ROM of the mask ROM versions ( $\mu$ PD789415A, 789416A, and 789417A). Differences between the $\mu$ PD78F9418A and mask ROM versions are shown in Table A-1.

Table A-1. Differences Between $\mu$ PD78F9418A and Mask ROM Versions

| Parameter |  | Flash Memory Version | Mask ROM Versions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mu$ PD78F9418A | $\mu \mathrm{PD} 789415 \mathrm{~A}$ | $\mu \mathrm{PD} 789416 \mathrm{~A}$ | $\mu \mathrm{PD} 789417 \mathrm{~A}$ |
| Internal memory | ROM structure | Flash memory | Mask ROM |  |  |
|  | ROM capacity | 32 KB | 12 KB | 16 KB | 24 KB |
|  | High-speed RAM capacity | 512 bytes |  |  |  |
|  | LCD display RAM | $28 \times 4$ bits |  |  |  |
| Pull-up resistor |  | 32 (software control only) | 36 (software control: 32, mask option control: 4) |  |  |
| Divider resistor for LCD driving |  | Not available | Can be specified on-chip by mask option |  |  |
| VPP pin |  | Available | Not available |  |  |
| IC pin |  | Not available | Available |  |  |
| Electrical specifications |  | See the relevant data sheet |  |  |  |

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (not engineering samples) of the mask ROM version.

## APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for system development using the $\mu$ PD78F9418A.
$\star$ Software package

| SP78K0S |
| :--- | :--- |

## Language processing software

| RA78K0S | Notes $1,2,3$ |
| :--- | :--- |
| CC78K0S $^{\text {Notes } 1,2,3}$ | C compiler package common to 78K/0S Series |
| DF789418 ${ }^{\text {Notes } 1,2,3}$ | Device file for $\mu$ PD789407A and 789417A Subseries |

## Flash memory writing tools

| Flashpro III <br> (Part No. FL-PR3 ${ }^{\text {Note } 4}$, PG-FP3) | Flash programmer for microcontrollers with flash memory |
| :---: | :---: |
| FA-80GC ${ }^{\text {Note } 4}$ | Flash memory writing adapter for 80-pin plastic QFP (GC-8BT type) |
| FA-80GK-9EU ${ }^{\text {Note } 4}$ | Flash memory writing adapter for 80-pin plastic TQFP (fine pitch) (GK-9EU type) |

## Debugging tools (1/2)

| IE-78KOS-NS <br> In-circuit emulator | In-circuit emulator for debugging the hardware and software of the application system using the $78 \mathrm{~K} / 0 \mathrm{~S}$ Series. Supports the integrated debugger (ID78K0S-NS). Used with an AC adapter, emulation probe, and interface adapter that connects the host machine. |
| :---: | :---: |
| IE-78K0S-NS-A In-circuit emulator | The IE-78KOS-NS-A provides a coverage function in addition to the IE-78KOS-NS functions, thus enhancing the debug functions, including the tracer and timer functions. |
| IE-70000-MC-PS-B AC adapter | Adapter that distributes power from an AC 100 to 240 V outlet. |
| IE-70000-98-IF-C Interface adapter | Adapter necessary when using a PC-9800 series (except notebook type) as the host machine (supports C bus). |
| IE-70000-CD-IF-A PC card interface | PC card and interface cable necessary when a notebook type personal computer is used as the host machine (supports PCMCIA socket). |
| IE-70000-PC-IF-C <br> Interface adapter | Adapter necessary when an IBM PC/AT ${ }^{T \mathrm{M}}$ or compatible machine is used as the host machine (supports ISA bus). |
| IE-70000-PCI-IF-A Interface adapter | Adapter necessary when using a personal computer with PCI bus is used as the host machine. |
| IE-789418-NS-EM1 <br> Emulation board | Board for emulating device-specific peripheral hardware. Used with an in-circuit emulator. |
| NP-80GC ${ }^{\text {Note } 4}$ | Board for connecting an in-circuit emulator and target system. For 80-pin plastic QFP (GC-8BT type). |
| NP-80GK ${ }^{\text {Note } 4}$ | Board for connecting an in-circuit emulator and target system. For 80-pin plastic TQFP (fine pitch) (GK-9EU type). |

Notes 1. PC-9800 series (Japanese Windows ${ }^{\text {TM }}$ ) based
2. IBM PC/AT or compatible machine (Japanese/English Windows) based
3. HP9000 series $700^{\text {TM }}$ (HP-UX ${ }^{\text {TM }}$ ) based, SPARCstation ${ }^{\text {TM }}\left(\right.$ SunOS $^{\text {TM }}$, Solaris ${ }^{\text {TM }}$ ) based.
4. This is a product of Naito Densei Machida Mfg. Co., Ltd. (Tel: +81-45-475-4191).

Remark The RA78K0S, CC78K0S, SM78K0S, and ID78K0S-NS are used in combination with the DF789418.

Debugging tools (2/2)

| SM78K0S | Sotes 1,2 |
| :--- | :--- |
| ID78K0S-NS | Syter 1,2 |
| DF789418 $8^{\text {Notes } 1,2}$ | Integrated debugger common to 78K/0S Series |

Notes 1. PC-9800 series (Japanese Windows) based
2. IBM PC/AT or compatible machine (Japanese/English Windows) based

Remark The RA78K0S, CC78K0S, SM78K0S, and ID78K0S-NS are used in combination with the DF789418.

## ^ APPENDIX C. RELATED DOCUMENTS

## Documents Related to Devices

| Document Name | Document No. |
| :--- | :--- |
| $\mu$ PD789405A, 789406A, 789407A, 789415A, 789416A, 789417A Data Sheet | U14024E |
| $\mu$ PD78F9418A Data Sheet | This document |
| $\mu$ PD789407A, 789417A Subseries User's Manual | U13952E |
| 78K/OS Series User's Manual Instructions | U11047E |

Documents Related to Development Tools (Software) (User's Manuals)

| Document Name |  | Document No. |
| :--- | :--- | :--- |
| RA78KOS Assembler Package | Operation | U14876E |
|  | Language | U14877E |
|  | Structured Assembly Language | U11623E |
| CC78K0S C Compiler | Operation | U14871E |
|  | Language | U14872E |
| SM78K0S, SM78K0 System Simulator Ver. 2.10 or <br> later | Operation (Windows Based) | U14611E |
| SM78K Series System Simulator Ver. 2.10 or Later | External Part User Open Interface Specifications | U15006E |
| ID78K0-NS, ID78K0S-NS Integrated Debugger Ver. <br> 2.20 or Later | Operation (Windows Based) | U14910E |
| Project Manager Ver. 3.12 or Later (Windows Based) |  | U14610E |

## Documents Related to Development Tools (Hardware) (User's Manuals)

| Document Name | Document No. |
| :--- | :--- |
| IE-78K0S-NS In-Circuit Emulator | U13549E |
| IE-78K0S-NS-A In-Circuit Emulator | U15207E |
| IE-789418-NS-EM1 Emulation Board | U14364E |

## Documents Related to Flash Memory Writing

| Document Name | Document No. |
| :--- | :---: |
| PG-FP3 Flash Memory Programmer User's Manual | U13502E |

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

Other Related Documents

| Document Name | Document No. |
| :--- | :--- |
| SEMICONDUCTORS SELECTION GUIDE - Products and Packages - | X13769E |
| Semiconductor Device Mounting Technology Manual | C10535E |
| Quality Grades on NEC Semiconductor Devices | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983E |
| Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD) | C11892E |

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.
[MEMO]
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.
(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP and EEPROM are trademarks of NEC Corporation.
Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.
PC/AT is a trademark of International Business Machines Corporation.
HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.
SPARCstation is a trademark of SPARC International, Inc.
Solaris and SunOS are trademarks of Sun Microsystems, Inc.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000 800-366-9782
Fax: 408-588-6130
800-729-9288
NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP, Brasil
Tel: 11-6462-6810
Fax: 11-6462-6829
NEC Electronics (Europe) GmbH
Duesseldorf, Germany
Tel: 0211-65 0301
Fax: 0211-65 03327

- Branch The Netherlands

Eindhoven, The Netherlands
Tel: 040-244 5845
Fax: 040-244 4580

- Branch Sweden

Taeby, Sweden
Tel: 08-63 80820
Fax: 08-63 80388

NEC Electronics (France) S.A. NEC Electronics Hong Kong Ltd.
Vélizy-Villacoublay, France
Tel: 01-3067-58-00
Fax: 01-3067-58-99

NEC Electronics (France) S.A.
Representación en España
Madrid, Spain
Tel: 091-504-27-87
Fax: 091-504-28-60
NEC Electronics Italiana S.R.L.
Milano, Italy
Tel: 02-66 7541
Fax: 02-66 754299
NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044
NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411
NEC Electronics Shanghai, Ltd.
Shanghai, P.R. China
Tel: 021-6841-1138
Fax: 021-6841-1137
NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951
NEC Electronics Singapore Pte. Ltd.
Novena Square, Singapore
Tel: 253-8311
Fax: 250-3583

- The information in this document is current as of December, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
(Note)
(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

