# MOS INTEGRATED CIRCUIT $\mu$ PD78P058F

### 8-BIT SINGLE-CHIP MICROCONTROLLER

### DESCRIPTION

JEC

The µPD78P058F is an Electro Magnetic Interference (EMI) noise reduction version of the µPD78P058.

The  $\mu$ PD78P058F is a member of the  $\mu$ PD78058F Subseries of the 78K/0 Series, in which the on-chip mask ROM of the  $\mu$ PD78058F is replaced with one-time programmable (OTP) ROM.

Because this device can be programmed by users, it is suited for applications involving the small-scale production of many different products, and for rapid development and time-to-market of new products.

### Details are given in the following User's Manuals. Be sure to read them before starting design. μPD78058F, 78058FY Subseries User's Manual : U12068E 78K/0 Series User's Manual Instructions : U12326E

### FEATURES

- EMI noise reduction version (overall peak level reduced by 5 to 10 dB)
- Pin compatible with mask ROM versions (except the VPP pin)
- Internal PROM : 60 Kbytes<sup>Note 1</sup>
   Programmable once only (ideal for small-scale production)
- Internal high-speed RAM : 1024 bytes
- Internal expansion RAM : 1024 bytes<sup>Note 2</sup>
- Buffer RAM : 32 bytes
- Operable in the same supply voltage range as mask ROM versions (VDD = 2.7 to 6.0 V)
- One of the QTOP<sup>™</sup> Microcontrollers

Notes 1. The internal PROM capacity can be changed with the memory size switching register (IMS).

- **2.** The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).
- **Remarks 1.** For the difference between PROM and mask ROM versions, see **1. DIFFERENCES BETWEEN** μ**PD78P058F AND MASK ROM VERSIONS**.
  - **2.** QTOP Microcontroller is the general name of the microcontrollers with on-chip one-time PROM that are totally supported by the NEC writing service (from writing to marking, screening and testing).

The information in this document is subject to change without notice.

★


### ORDERING INFORMATION


	Part Number	Package	Internal ROM	
	μPD78P058FGC-3B9	80-pin plastic QFP (14 $ imes$ 14 mm, Resin thickness: 2.7 mm)	One-time PROM	
r	$\mu$ PD78P058FGC-8BT	80-pin plastic QFP (14 $ imes$ 14 mm, Resin thickness: 1.4 mm)	One-time PROM	

Caution The  $\mu$ PD78P058FGC contains two types of packages (see 8. PACKAGE DRAWINGS). For the packages which can be supplied, consult your local NEC sales representative.

### \* 78K/0 SERIES PRODUCT DEVELOPMENT

These products are a further development in the 78K/0 Series. The designations appearing inside the boxes are subseries names.





The major functional differences among the subseries are shown below.

Function		ROM		Timer			8-bit	10-bit	8-bit			Vdd	External
Subseries	Name	Capacity	8-bit	16-bit	Watch	WDT	A/D	A/D	D/A	Serial Interface	I/O	MIN. Value	Expansion
Control	μPD78075B	32 K to 40 K	4ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	88	1.8 V	Available
	μPD78078	48 K to 60 K											
	$\mu$ PD78070A	-									61	2.7 V	
	μPD780058	24 K to 60 K	2ch							3ch (time-division UART: 1ch)	68	1.8 V	
	μPD78058F	48 K to 60 K								3ch (UART: 1ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	μPD780034	8 K to 32 K					-	8ch	_	3ch (UART: 1ch,	51	1.8 V	
	μPD780024						8ch	-		time-division 3-wire: 1ch)			
	μPD78014H									2ch	53	]	
	μPD78018F	8 K to 60 K											
	μPD78014	8 K to 32 K										2.7 V	
	μPD780001	8 K		-	_					1ch	39	1	_
	μPD78002	8 K to 16 K			1ch		_				53		Available
	μPD78083				_		8ch			1ch (UART: 1ch)	33	1.8 V	_
Inverter	μPD780988	32 K to 60 K	3ch	Note 1	-	1ch	-	8ch	-	3ch (UART: 2ch)	47	4.0 V	Available
control	µPD780964	8 K to 32 K		Note 2						2ch (UART: 2ch)		2.7 V	
	μPD780924						8ch	-					
FIP	μPD780208	32 K to 60 K	2ch	1ch	1ch	1ch	8ch	-	-	2ch	74	2.7 V	-
drive	µPD780228	48 K to 60 K	3ch	-	-					1ch	72	4.5 V	
	μPD78044H	32 K to 48 K	2ch	1ch	1ch						68	2.7 V	
	μPD78044F	16 K to 40 K								2ch			
LCD drive	μPD780308	48 K to 60 K	2ch	1ch	1ch	1ch	8ch	-	-	3ch (time-division UART: 1ch)	57	2.0 V	-
	μPD78064B	32 K								2ch (UART: 1ch)			
	μPD78064	16 K to 32 K											
IEBus	μPD78098B	40 K to 60 K	2ch	1ch	1ch	1ch	8ch	-	2ch	3ch (UART: 1ch)	69	2.7 V	Available
supported	μPD78098	32 K to 60 K											
Meter control	μPD780973	24 K to 32 K	3ch	1ch	1ch	1ch	5ch	-	-	2ch (UART: 1ch)	56	4.5 V	-
LV	μPD78P0914	32 K	6ch	-	-	1ch	8ch	-	_	2ch	54	4.5 V	Available
								1				1	

Notes 1. 16-bit timer : 2 channels 10-bit timer : 1 channel

2. 10-bit timer : 1 channel

### FUNCTION DESCRIPTION


Item		Function				
Internal memory		<ul> <li>PROM : 60 Kbytes<sup>Note 1</sup></li> <li>RAM</li> <li>High-speed RAM : 1024 bytes</li> <li>Expansion RAM : 1024 bytes<sup>Note 2</sup></li> <li>Buffer RAM : 32 bytes</li> </ul>				
Memory space	1	64 Kbytes				
General registe	er	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instru	uction execution time	Minimum instruction execution time is variable.				
	When main system clock is selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@ 5.0-MHz operation)				
	When subsystem clock is selected	122 μs (@ 32.768-kHz operation)				
Instruction set		<ul> <li>16-bit operation</li> <li>Multiply/divide (8-bit × 8-bit, 16-bit ÷ 8-bit)</li> <li>Bit manipulation (set, reset, test, Boolean operation)</li> <li>BCD adjust, etc.</li> </ul>				
I/O port		Total       : 69         • CMOS input       : 2         • CMOS input/output       : 63         • N-ch open-drain input/output       : 4				
A/D converter		8-bit resolution $\times$ 8 ch				
D/A converter		8-bit resolution $\times$ 2 ch				
Serial interface	}	<ul> <li>3-wire serial I/O, SBI, or 2-wire serial I/O mode selectable : 1 ch</li> <li>3-wire serial I/O mode (with on-chip max. 32-byte automatic transmit/receive function) : 1 ch</li> <li>3-wire serial I/O or UART mode selectable : 1 ch</li> </ul>				
Timer		<ul> <li>16-bit timer/event counter : 1 ch</li> <li>8-bit timer/event counter : 2 ch</li> <li>Watch timer : 1 ch</li> <li>Watchdog timer : 1 ch</li> </ul>				
Timer output		3 pins (14-bit PWM output: 1 pin)				
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (@ 5.0-MHz operation with main system clock) 32.768 kHz (@ 32.768-kHz operation with subsystem clock)				
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (@ 5.0-MHz operation with main system clock)				
Vectored	Maskable	Internal: 13, external: 7				
interrupt Non-maskable		Internal: 1				
source Software		1				
Test input		Internal: 1, external: 1				
Supply voltage		V <sub>DD</sub> = 2.7 to 6.0 V				
Operating amb	ent temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$				
Package		<ul> <li>80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm)</li> <li>80-pin plastic QFP (14 × 14 mm, Resin thickness: 1.4 mm)</li> </ul>				

**Notes** 1. The internal PROM capacity can be changed with the memory size switching register (IMS).

**2.** The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).

### **PIN CONFIGURATIONS (Top View)**

- (1) Normal operating mode
  - + 80-pin plastic QFP (14  $\times$  14 mm, Resin thickness: 2.7 mm)  $\mu\text{PD78P058FGC-3B9}$
  - + 80-pin plastic QFP (14  $\times$  14 mm, Resin thickness: 1.4 mm)  $\mu\text{PD78P058FGC-8BT}$




Cautions 1. Connect the VPP pin to Vss.

- 2. The AV<sub>DD</sub> pin functions as both an A/D converter power supply and a port power supply. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV<sub>DD</sub> pin to another power supply which has the same potential as V<sub>DD</sub>.
- 3. The AVss pin functions as both grounds of an A/D converter and D/A converter and of a port. When the  $\mu$ PD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.

A8 to A15	: Address Bus	PCL	: Programmable Clock
AD0 to AD7	: Address/Data Bus	RD	: Read Strobe
ANI0 to ANI7	: Analog Input	RESET	: Reset
ANO0, ANO1	: Analog Output	RTP0 to RTP7	: Real-Time Output Port
ASCK	: Asynchronous Serial Clock	RxD	: Receive Data
ASTB	: Address Strobe	SB0, SB1	: Serial Bus
AVdd	: Analog Power Supply	SCK0 to SCK2	: Serial Clock
AVREF0, AVREF1	: Analog Reference Voltage	SI0 to SI2	: Serial Input
AVss	: Analog Ground	SO0 to SO2	: Serial Output
BUSY	: Busy	STB	: Strobe
BUZ	: Buzzer Clock	TI00, TI01	: Timer Input
INTP0 to INTP6	: Interrupt from Peripherals	TI1,TI2	: Timer Input
P00 to P07	: Port 0	TO0 to TO2	: Timer Output
P10 to P17	: Port 1	TxD	: Transmit Data
P20 to P27	: Port 2	Vdd	: Power Supply
P30 to P37	: Port 3	Vpp	: Programming Power Supply
P40 to P47	: Port 4	Vss	: Ground
P50 to P57	: Port 5	WAIT	: Wait
P60 to P67	: Port 6	WR	: Write Strobe
P70 to P72	: Port 7	X1, X2	: Crystal (Main System Clock)
P120 to P127	: Port 12	XT1, XT2	: Crystal (Subsystem Clock)
P130, P131	: Port 13		

### (2) PROM programming mode

- 80-pin plastic QFP (14 × 14 mm, Resin thickness: 2.7 mm) μPD78P058FGC-3B9
- 80-pin plastic QFP (14  $\times$  14 mm, Resin thickness: 1.4 mm) μ**PD78P058FGC-8BT**




Vss

: Output Enable

CE

ŌĒ

### **BLOCK DIAGRAM**



9

### CONTENTS

1.	DIFFERENCES BETWEEN $\mu$ PD78P058F AND MASK ROM VERSIONS	11
2.	PIN FUNCTIONS	
	2.1 Pins in Normal Operating Mode	12
	2.2 Pins in PROM Programming Mode	
	2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins	17
3.	MEMORY SIZE SWITCHING REGISTER (IMS)	21
4.	INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)	22
5.	PROM PROGRAMMING	23
	5.1 Operating Modes	
	5.2 PROM Write Procedure	25
	5.3 PROM Read Procedure	29
6.	SCREENING OF ONE-TIME PROM VERSIONS	
7.	ELECTRICAL SPECIFICATIONS	31
8.	PACKAGE DRAWINGS	63
9.	RECOMMENDED SOLDERING CONDITIONS	65
AP	PENDIX A. DEVELOPMENT TOOLS	67
AP	PENDIX B. RELATED DOCUMENTS	71

### 1. DIFFERENCES BETWEEN $\mu$ PD78P058F AND MASK ROM VERSIONS

The  $\mu$ PD78P058F is a single-chip microcontroller with an on-chip one-time PROM.

Setting the memory size switching register (IMS) and internal expansion RAM size switching register (IXS) enables identical functions to mask ROM versions ( $\mu$ PD78056F and 78058F) except the functions of PROM specifications and of mask options for P60 to P63.

Differences between the  $\mu$ PD78P058F and mask ROM versions are shown in Table 1-1.

Table 1-1.	Differences between	າ	and Mask ROM Versions
------------	---------------------	---	-----------------------

Item	μPD78P058F	Mask ROM Versions
Internal ROM structure	One-time PROM	Mask ROM
Internal ROM capacity	60 Kbytes	μPD78056F : 48 Kbytes μPD78058F : 60 Kbytes
Internal expansion RAM capacity	1024 bytes	μPD78056F : None μPD78058F : 1024 bytes
Change of internal ROM capacity by memory size switching register (IMS)	Can be changed <sup>Note</sup>	Cannot be changed
Change of internal expansion RAM capacity by internal expansion RAM size switching register (IXS)	Can be changed <sup>Note</sup>	Cannot be changed
IC pin	None	Provided
VPP pin	Provided	None
Pull-up resistor on-chip mask option of P60 to P63 pins	None	Provided
Electrical specifications, recommended soldering conditions	See each Data Sheet.	

**Note** The RESET input sets the internal PROM capacity and internal expansion RAM capacity to 60 Kbytes and 1024 bytes, respectively.

Caution The PROM version and mask ROM version differ in noise tolerance and noise emission. When replacing a PROM version with a mask ROM version when switching from experimental production to mass production, make a thorough evaluation with a CS version (not ES version) of the mask ROM version.

### 2. PIN FUNCTIONS

### 2.1 Pins in Normal Operating Mode

### (1) Port pins (1/2)

Pin Name	Input/Output		Function	After Reset	Alternate Function
P00	Input	Port 0	Input only	Input	INTP0/TI00
P01	Input/output	8-bit input/output port	Input/output is specifiable bit-wise. When used as the input port, it is possible to	Input	INTP1/TI01
P02					INTP2
P03			use an on-chip pull-up resistor by software.		INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1 8-bit input/output port Input/output is specifi When used as the inp use an on-chip pull-u	t able bit-wise. but port, it is possible to p resistor by software. <sup>Note 2</sup>	Input	ANI0 to ANI7
P20	Input/output	Port 2		Input	SI1
P21		8-bit input/output port Input/output is specifi	able bit-wise. out port, it is possible to p resistor by software.		SO1
P22		use an on-chip pull-u			SCK1
P23					STB
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					SCK0
P30	Input/output	Port 3		Input	TO0
P31		8-bit input/output port Input/output is specifi	able bit-wise. Dut port, it is possible to		TO1
P32		use an on-chip pull-u	p resistor by software.		TO2
P33	]				TI1
P34					TI2
P35					PCL
P36					BUZ
P37					_

**Notes 1.** When the P07/XT1 pins are used as the input ports, set the processor clock control register (PCC) bit 6 (FRC) to 1, and be sure not to use the feedback resistor of the subsystem clock oscillation circuit.

2. When the P10/ANI0 to P17/ANI7 pins are used as the analog inputs for A/D converter, set port 1 to input mode. The on-chip pull-up resistors are automatically disabled.

Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept. </pr

<2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.

### (1) Port pins (2/2)

Pin Name	Input/Output	F	Function	After Reset	Alternate Function
P40 to P47	Input/output	use an on-chip pull-up	ut port, it is possible to	Input	AD0 to AD7
P50 to P57	Input/output	Port 5 8-bit input/output port It is possible to directl Input/output is specifia When used as the inp use an on-chip pull-up	able bit-wise. ut port, it is possible to	Input	A8 to A15
P60	Input/output	Port 6	N-ch open-drain	Input	_
P61		Input/output is specifiable bit-wise. It is p drive	input/output port. It is possible to directly drive LEDs.		
P62					
P63					
P64			When used as the input port, it is possible to use an on-chip pull-up resistor by software.	Input	RD
P65					WR
P66					WAIT
P67					ASTB
P70	Input/output	Port 7 3-bit input/output port		Input	SI2/RxD
P71		Input/output is specifia	able bit-wise. ut port, it is possible to		SO2/TxD
P72		use an on-chip pull-up			SCK2/ASCK
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output is specifia When used as the inp use an on-chip pull-up	ut port, it is possible to	Input	RTP0 to RTP7
P130, P131	Input/output	Port 13 2-bit input/output port Input/output is specifia When used as the inp use an on-chip pull-up	ut port, it is possible to	Input	ANO0, ANO1

Caution For pins which also function as port pins, do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.

<1> Rewrite the output latch while the pin is used as a port pin.

<2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.

### (2) Non-port pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request inputs, with specifiable	Input	P00/TI00
INTP1		External interrupt request inputs, with specifiable valid edges (rising edge, falling edge, and both rising and falling edges)		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial data input of the serial interface	Input	P25/SB0
SI1				P20
SI2				P70/R×D
SO0	Output	Serial data output of the serial interface	Input	P26/SB1
SO1	•			P21
SO2				P71/TxD
SB0	Input/output	Serial data input/output of the serial interface	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/output	Serial clock input/output of the serial interface	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Automatic transmitting/receiving strobe output of the serial interface	Input	P23
BUSY	Input	Automatic transmitting/receiving busy input of the serial interface	Input	P24
R×D	Input	Serial data input for asynchronous serial interface	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface	Input	P72/SCK2
T100	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (Can be used together with 14-bit PWM output.)	Input	P30
TO1		8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32

### (2) Non-port pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port which outputs data in syn- chronization with trigger	Input	P120 to P127
AD0 to AD7	Input/output	Low-order address/data bus when expanding memory externally	Input	P40 to P47
A8 to A15	Output	High-order address bus when expanding memory externally	Input	P50 to P57
RD	Output	Strobe signal output for the external memory read operation	Input	P64
WR		Strobe signal output for the external memory write operation	Input	P65
WAIT	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output to externally latches address infor- mation which is output to ports 4 and 5 for accessing external memory	Input	P67
ANI0 to ANI7	Input	Analog input of A/D converter	Input	P10 to P17
ANO0, ANO1	Output	Analog output of D/A converter	Input	P130, P131
AVREFO	Input	Reference voltage input of A/D converter	_	_
AV <sub>REF1</sub>	Input	Reference voltage input of D/A converter	_	_
AVdd	_	Analog power supply of A/D converter (shared with the port power supply)	_	_
AVss	_	Ground potential of A/D converter and D/A converter (shared with the port ground potential)	_	_
RESET	Input	System reset input	—	-
X1	Input	Main system clock oscillation crystal connection	_	_
X2	_	]	_	_
XT1	Input	Subsystem clock oscillation crystal connection	Input	P07
XT2	_	1	_	_
Vdd	_	Positive power supply (except for port)	_	_
Vpp	_	High-voltage applied during program write/verify. Connected to Vss in normal operating mode.	_	-
Vss		Ground potential (except for port)	_	-

- Cautions 1. The AV<sub>DD</sub> pin functions as both an A/D converter power supply and a port power supply. When the μPD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AV<sub>DD</sub> pin to another power supply which has the same potential as V<sub>DD</sub>.
  - 2. The AVss pin functions as both grounds of an A/D converter and D/A converter and of a port. When the  $\mu$ PD78P058F is used in applications where the noise generated inside the microcontroller needs to be reduced, connect the AVss pin to a ground line other than Vss.

### 2.2 Pins in PROM Programming Mode

Pin Name	Input/Output	Function
RESET	Input	PROM programming mode setting <u>When +</u> 5 V or +12.5 V is applied to the V <sub>PP</sub> pin and a low-level signal is applied to the RESET pin, this chip is set in the PROM programming mode.
Vpp	Input	PROM programming mode setting and high-voltage applied during program write/ verification
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
CE	Input	PROM enable input/program pulse input
ŌĒ	Input	Read strobe input to PROM
PGM	Input	Program/program inhibit input in PROM programming mode
Vdd	—	Positive power supply
Vss	_	Ground potential

### 2.3 Pin Input/Output Circuits and Recommended Connection of Unused Pins

Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Figure 2-1.

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection when Unused
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-D	Input/output	Independently connect to Vss through resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to VDD.
P10/ANI0 to P17/ANI7	11-C	Input/output	Independently connect to VDD or Vss through resistor.
P20/SI1	8-D		
P21/SO1	5-J		
P22/SCK1	8-D		
P23/STB	5-J		
P24/BUSY	8-D		
P25/SI0/SB0	10-C		
P26/SO0/SB1			
P27/SCK0	-		
P30/TO0	5-J		
P31/TO1	-		
P32/TO2			
P33/TI1	8-D		
P34/TI2			
P35/PCL	5-J	1	
P36/BUZ	]		
P37			
P40/AD0 to P47/AD7	5-O	1	Independently connect to VDD through resistor.

Table 2-1.	Pin Input/Output	Circuit	Type	(1/2)
	i ili iliput output	Onoun	i ypc	("~)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection when Unused
P50/A8 to P57/A15	5-J	Input/output	Independently connect to VDD or Vss through resistor.
P60 to P63	13-H		Independently connect to VDD through resistor.
P64/RD	5-J		Independently connect to VDD or VSS through resistor.
P65/WR			
P66/WAIT			
P67/ASTB			
P70/SI2/RxD	8-D		
P71/SO2/TxD	5-J		
P72/SCK2/ASCK	8-D		
P120/RTP0 to P127/RTP7	5-J		
P130/ANO0, P131/ANO1	12-B		Independently connect to Vss through resistor.
RESET	2	Input	_
XT2	16	_	Leave open.
AV <sub>REF0</sub>	—		Connect to Vss.
AV <sub>REF1</sub>			Connect to VDD.
AV <sub>DD</sub>			Connect to another power supply which has the same potential as $V_{\text{DD}}.$
AVss			Connect to another ground line which has the same potential as $V_{\text{SS}}$ .
Vpp			Connect to Vss.

### Table 2-1. Pin Input/Output Circuit Type (2/2)

#### Type 2 Type 8-D AVDD ş pullup ► P-ch enable $\mathsf{AV}_{\mathsf{DD}}$ 1 $IN \bigcirc$ data-► P-ch OIN/OUT output ■N-ch disable Schmitt-Triggered Input with Hysteresis Characteristic AVss Type 5-J Type 10-C AVDD AVdd pullup - - P-ch pullup enable - P-ch enable AVdd AVDD + data data P-ch ► P-ch - IN/OUT - IN/OUT open output . drain ►N-ch disable **◄**N-ch output disable AVss ÁÚss input enable Type 11-C Type 5-O –•AVdd ≩ AVDD pullup ►P-ch $\triangleright$ enable pullup AVDD-— ➡P-ch enable data -- P-ch $\mathsf{AV}_\mathsf{DD}$ ⊖ IN/OUT data-► P-ch output l **◄** N-ch disable P-ch AVss -0 IN/OUT Comparato . 1 output ◄N-ch disable **,** <sup>⊤</sup>N-ch VREF AVss AVss (Threshold Voltage) input -enable

### Figure 2-1. Pin Input/Output Circuits (1/2)





Figure 2-1. Pin Input/Output Circuits (2/2)


### 3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of a mask ROM version having different internal memories (ROM).

The IMS register is set with an 8-bit memory manipulation instruction.

RESET input sets IMS to CFH.





Note Set the internal ROM capacity to 56 Kbytes or less when external device expansion function is used.

Table 3-1 shows the setting values of IMS which make the memory mapping the same as that of the mask ROM versions.

Table 3-1. Memory Size Switching Register Setting Values

Target Mask ROM Version	IMS Setting Value
μPD78056F	ССН
μPD78058F	CFH

### 4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This is a register to set the internal expansion RAM capacity by software. By setting this internal expansion RAM size switching register (IXS), it is possible to get the same memory mapping as that of a mask ROM version having different internal expansion RAM.

The IXS register is set with an 8-bit memory manipulation instruction.

RESET input sets IXS to 0AH.






Table 4-1 shows the setting values of IXS which make the memory mapping the same as that of the mask ROM versions.

Table 4-1. Internal Expansion RAM Size Switching Register Setting Values

Target Mask ROM Version	IXS Setting Value
μPD78056F	0CH
μPD78058F	0AH

**Remark** Even if a μPD78P058F program that includes "MOV IXS, #0CH" is implemented on the μPD78056F, its operation will not be affected.

### 5. PROM PROGRAMMING

The  $\mu$ PD78P058F has an on-chip 60-Kbyte PROM as a program memory. For programming, set the PROM programming mode by the VPP and RESET pins. For connecting unused pins, refer to **PIN CONFIGURATIONS (Top View) (2) PROM programming mode**.

# Caution Program writing should be performed in the address range 0000H to EFFFH (the last address, EFFFH, should be specified). Writing cannot be performed with a PROM programmer that cannot specify the write addresses.

### 5.1 Operating Modes

When +5 V or +12.5 V is applied to the VPP pin and a low level signal is applied to the  $\overrightarrow{RESET}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the  $\overrightarrow{CE}$ ,  $\overrightarrow{OE}$  and  $\overrightarrow{PGM}$  pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

Pin Operating Mode	RESET	Vpp	Vdd	CE	ŌĒ	PGM	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	Н	L	н	Data input
Page write				Н	н	L	High-impedance
Byte write				L	н	L	Data input
Program verify				L	L	н	Data output
Program inhibit				×	н	Н	High-impedance
				×	L	L	
Read		+5 V	+5 V	L	L	Н	Data output
Output disable				L	Н	×	High-impedance
Standby				Н	×	×	High-impedance

Table 5-1. Operating Modes of PROM Programming

 $\textbf{Remark} \ \times : L \ or \ H$ 

## NEC

### (1) Read mode

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

### (2) Output disable mode

Data output becomes high-impedance, and is in the output disable mode, if  $\overline{OE} = H$  is set. Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple  $\mu$ PD78P058Fs are connected to the data bus.

### (3) Standby mode

Standby mode is set if  $\overline{CE} = H$  is set. In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

### (4) Page data latch mode

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode. In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

### (5) Page write mode

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the  $\overrightarrow{PGM}$  pin with  $\overrightarrow{CE} = H$ ,  $\overrightarrow{OE} = H$ . Then, program verification can be performed, if  $\overrightarrow{CE} = L$ ,  $\overrightarrow{OE} = L$  are set.

If programming is not performed by a one-time program pulse, X (X  $\leq$  10) write and verification operations should be executed repeatedly.

### (6) Byte write mode

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse, X (X  $\leq$  10) write and verification operations should be executed repeatedly.

### (7) Program verify mode


Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set. In this mode, check if a write operation is performed correctly after the write.

### (8) Program inhibit mode


Program inhibit mode is used when the  $\overline{OE}$  pin, VPP pin, and D0 to D7 pins of multiple  $\mu$ PD78P058Fs are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the PGM pin driven high.

### 5.2 PROM Write Procedure




### Figure 5-1. Page Program Mode Flowchart




N = Program last address





### Figure 5-3. Byte Program Mode Flowchart



**Remark** G = Start address

N = Program last address




Figure 5-4. Byte Program Mode Timing

Cautions 1. VDD should be applied before VPP, and removed after VPP.


- 2. VPP must not exceed +13.5 V including overshoot.
- 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to VPP.

### 5.3 PROM Read Procedure

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the RESET pin at low level, supply +5 V to the VPP pin, and connect all other unused pins as shown in **PIN CONFIGURATIONS (Top View) (2) PROM programming mode**.
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.



### Figure 5-5. PROM Read Timings

### 6. SCREENING OF ONE-TIME PROM VERSIONS

The one-time PROM version ( $\mu$ PD78P058FGC-3B9, 78P058FGC-8BT) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the conditions below.

Storage Temperature	Storage Time
125°C	24 hours

NEC offers for a fee one-time PROM writing, marking, screening and verify services for products designated as "QTOP Microcontrollers". For details, contact an NEC sales representative.

### 7. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol		Test Conditions		Rating	Unit
Supply voltage	Vdd				-0.3 to +7.0	V
-	Vpp				-0.3 to +13.5	V
	AVdd				-0.3 to VDD + 0.3	V
	AV <sub>REF0</sub>				-0.3 to VDD + 0.3	V
-	AV <sub>REF1</sub>				-0.3 to VDD + 0.3	V
-	AVss				-0.3 to +0.3	V
Input voltage	Vi1	P30 to P37, P64 to P67, P	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V
-	Vı2	P60 to P63	N-ch open-drain		-0.3 to +16	V
	Vıз	A9 PROM programming mode		-0.3 to +13.5	V	
Output voltage	Vo			-0.3 to VDD + 0.3	V	
Analog input voltage	Van	P10 to P17 Analog input pins		AVss - 0.3 to AVREF0 + 0.3	V	
Dutput current, high Іон		Per pin		-10	mA	
		Total for P01 to P06, P30 to P37, P56, P57, P60 to P67, P120 to P127			-15	mA
		Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131			-15	mA
Output current, low	OL Note	Per pin		peak value	30	mA
				r.m.s. value	15	mA
		Total for P5	0 to P55	peak value	100	mA
				r.m.s. value	70	mA
		Total for P5	6, P57, P60 to P63	peak value	100	
				r.m.s. value	70	mA
		Total for P10 P40 to P47,	) to P17, P20 to P27, P70 to P72	peak value	50	mA
		P130, P131	17010172,	r.m.s. value	20	mA
			Total for P01 to P06, P30 to P37, P64 to P67,		50	
		P120 to P12		r.m.s. value	20	mA
Operating ambient temperature	TA				-40 to +85	°C
Storage temperature	Tstg				-65 to +150	°C

**Note** r.m.s. values should be calculated as follows: [r.m.s. value] = [peak value]  $x \sqrt{Duty}$ 

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X2 X1 VPP	Oscillation frequency (f <sub>X</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> has reached MIN. of oscillation voltage range			4	ms
Crystal resonator	X2 X1 VPP	Oscillation frequency (f <sub>X</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		Oscillation stabilization	VDD = 4.5 to 6.0 V			10	ms
	• ' - ''					30	
External clock		X1 input frequency (f <sub>X</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		X1 input high-/low-level width (txH/txL)		85		500	ns

### Main System Clock Oscillator Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 2.7 to 6.0 V)

- Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.2. This is the time required for oscillation to stabilize after a reset or STOP mode release.
- Cautions 1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.
  - The wiring should be kept as short as possible.
  - No other signal lines should be crossed.
  - Keep away from lines carrying a high fluctuating current.
  - The oscillator capacitor grounding point should always be at the same potential as Vss.
  - Do not connect to a ground pattern carrying a high current.
  - A signal should not be taken from the oscillator.
  - 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	VPP XT2 XT1 I R1≶ I I ● III ● I	Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization	VDD = 4.5 to 6.0 V		1.2	2	s
	'- <b> </b> ' <i>m</i>					10	
External clock	XT2 XT1	XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		100	kHz
		XT1 input high-/low-level width (txтн/txт∟)		5		15	μs

### Subsystem Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

- Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.2. This is the time required for oscillation to stabilize after power (VDD) is turned on.
- Cautions 1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by broken lines to prevent the influence of wiring capacitance, etc.
  - The wiring should be kept as short as possible.
  - No other signal lines should be crossed.
  - Keep away from lines carrying a high fluctuating current.
  - The oscillator capacitor grounding point should always be at the same potential as Vss.
  - Do not connect to a ground pattern carrying a high current.
  - A signal should not be taken from the oscillator.
  - 2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

### Capacitance (T<sub>A</sub> = $25^{\circ}$ C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz, Unmeasured pins returned to 0 V				15	pF
Input/output capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0 V	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	рF

<b>DC Characteristics</b>	$(T_A = -40 \text{ to } +85^\circ \text{C},$	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$
---------------------------	--	--

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131		0.7 Vdd		Vdd	V
	VIH2	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, RESET		0.8 Vdd		Vdd	V
	Vінз	P60 to P63 (N-ch open-drain)		0.7 Vdd		15	V
	VIH4	X1, X2		Vdd - 0.5		Vdd	V
	Vih5	XT1/P07, XT2	V <sub>DD</sub> = 4.5 to 6.0 V	0.8 Vdd		Vdd	V
				0.9 Vdd		Vdd	V
Input voltage, low	VIL1	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131		0		0.3 Vdd	V
	VIL2	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, RESET		0		0.2 Vdd	V
	VIL3	P60 to P63	V <sub>DD</sub> = 4.5 to 6.0 V	0		0.3 Vdd	V
				0		0.2 Vdd	V
	VIL4	X1, X2		0		0.4	V
	VIL5	XT1/P07, XT2	V <sub>DD</sub> = 4.5 to 6.0 V	0		0.2 Vdd	V
				0		0.1 Vdd	V
Output voltage, high	Vон	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V}, \text{ I}_{OH} = -1 \text{ mA}$ I_OH = -100 $\mu$ A		Vdd - 1.0			V
				Vdd - 0.5			V
Output voltage, low	Vol1	P50 to P57, P60 to P63	$V_{DD} = 4.5 \text{ to } 6.0 \text{ V},$ IoL = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	Vol2	SB0, SB1, <u>SCK0</u>	$V_{DD}$ = 4.5 to 6.0 V, N-ch open-drain at pull-up time (R = 1 k $\Omega$ )			0.2 Vdd	V
	Vol3	Ιοι = 400 μΑ				0.5	V
Input leakage current, high	Цинт	Vin = Vdd	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			3	μA
	ILIH2	1	X1, X2, XT1/P07, XT2			20	μA
	Ілнз	V <sub>IN</sub> = 15 V	P60 to P63			80	μA

### DC Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, low	ILIL1	V <sub>IN</sub> = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μΑ
	ILIL2		X1, X2, XT1/P07, XT2			-20	μA
	Ilil3		P60 to P63			-3 <sup>Note</sup>	μA
Output leakage current, high	Ігон	Vout = Vdd				3	μA
Output leakage current, low	Ilol	Vout = 0 V				-3	μA
Software pull-up resistor		V <sub>IN</sub> = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131	V <sub>DD</sub> = 4.5 to 6.0 V	15	40	90	kΩ
				20		500	kΩ

**Note** In P60 to P63, a  $-200 \cdot \mu A$  (MAX.) low-level input leakage current passes only during the 1.5-clock interval (no wait) when the read instruction to port 6 (P6) and port mode register 6 (PM6) is executed. Other than the 1.5-clock interval,  $-3 \mu A$  (MAX.) is passed.

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	IDD1	5.0-MHz crystal oscillation operating	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 5}}$		5	15	mA
		mode $(f_{XX} = 2.5 \text{ MHz})^{Note 2}$	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 6}}$		0.7	2.1	mA
		5.0-MHz crystal oscillation operating	$V_{DD} = 5.0 \text{ V} \pm 10\%^{\text{Note 5}}$		9.0	27.0	mA
		mode $(f_{XX} = 5.0 \text{ MHz})^{Note 3}$	$V_{DD} = 3.0 \text{ V} \pm 10\%^{\text{Note 6}}$		1.0	3.0	mA
	IDD2	5.0-MHz crystal oscillation HALT	Vdd = 5.0 V ±10%		1.4	4.2	mA
		mode $(f_{XX} = 2.5 \text{ MHz})^{Note 2}$	V <sub>DD</sub> = 3.0 V ±10%		0.5	1.5	mA
		5.0-MHz crystal oscillation HALT	Vdd = 5.0 V ±10%		1.6	4.8	mA
		mode $(f_{XX} = 5.0 \text{ MHz})^{Note 3}$	Vdd = 3.0 V ±10%		0.65	1.95	mA
	Ірдз	32.768-kHz Vc	Vdd = 5.0 V ±10%		135	270	μA
		crystal oscillation operating modeNote 4	Vdd = 3.0 V ±10%		95	190	μA
	DD4	32.768-kHz	Vdd = 5.0 V ±10%		25	55	μA
		crystal oscillation HALT mode <sup>Note 4</sup>	Vdd = 3.0 V ±10%		5	15	μA
	Idd5	XT1 = V <sub>DD</sub> STOP mode	Vdd = 5.0 V ±10%		1	30	μA
		Feedback resistor used	$V_{DD} = 3.0 V \pm 10\%$		0.5	10	μA
	IDD6	XT1 = V <sub>DD</sub> STOP mode	V <sub>DD</sub> = 5.0 V ±10%		0.1	30	μA
		Feedback resistor not used	$V_{DD} = 3.0 \text{ V} \pm 10\%$		0.05	10	μA

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

- **Notes 1.** Passed through the VDD and AVDD pins. Does not include the current which is passed through the A/D converter, D/A converter, and on-chip pull-up resistor.
  - **2.** fxx = fx/2 operation (when the oscillation mode selection register (OSMS) is set to 00H)
  - **3.** fxx = fx operation (when OSMS is set to 01H)
  - 4. When the main system clock is stopped
  - 5. High-speed mode operation (when the processor clock control register (PCC) is set to 00H)
  - 6. Low-speed mode operation (when PCC is set to 04H)

## **Remarks** 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillation frequency

## **AC Characteristics**


Parameter	Symbol	Т	est Conditions	3	MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Operating on	$f_{XX} = f_X/2^{Note \ 1}$		0.8		64	μs
(minimum instruction		main system clock	$f_{XX} = f_X^{Note 2}$	V <sub>DD</sub> = 4.5 to 6.0 V	0.4		32	μs
execution time)					0.8		32	μs
		Operating on subsyst	em clock		40	122	125	μs
TI00 input	tтiнoo,	V <sub>DD</sub> = 4.5 to 6.0 V	V <sub>DD</sub> = 4.5 to 6.0 V					μs
high-/low-level width	<b>t</b> ⊤i∟oo		2/fsam + 0.2 <sup>Note 3</sup>			μs		
TI01 input high-/low-level width	tтіно1, tті∟о1		10			μs		
TI1, TI2 input	<b>f</b> ⊤⊓	V <sub>DD</sub> = 4.5 to 6.0 V			0		4	MHz
frequency					0		275	kHz
TI1, TI2 input	t⊤ıнı,	V <sub>DD</sub> = 4.5 to 6.0 V			100			ns
high-/low-level width	<b>t</b> ⊤i∟1				1.8			μs
Interrupt input	tinth,	INTP0		V <sub>DD</sub> = 4.5 to 6.0 V	2/fsam + 0.1 <sup>Note 3</sup>			μs
high-/low-level width	<b>t</b> INTL				2/fsam + 0.2 <sup>Note 3</sup>			μs
		INTP1 to INTP6, KR0 to	KR7	1	10			μs
RESET low-level width	trsl				10			μs

## (1) Basic Operation (T<sub>A</sub> = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 2.7 to 6.0 V)

Notes 1. When oscillation mode selection register (OSMS) is set to 00H.

- 2. When OSMS is set to 01H.
- **3.** fsam can be selected as fxx/2<sup>N</sup>, fxx/32, fxx/64, or fxx/128 (N = 0 to 4) by bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (SCS).
- **Remarks** 1. fxx : Main system clock frequency (fx or fx/2)
  - 2. fx : Main system clock oscillation frequency

TCY VS VDD (Main System Clock, fxx = fx/2)



Tcy vs VDD (Main System Clock, fxx = fx)

## (2) Read/Write Operations

## (a) When MCS = 1, PCC2 to PCC0 = 000B ( $T_A = -40$ to $+85^{\circ}C$ , $V_{DD} = 4.5$ to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	<b>t</b> asth		0.85tcy - 50		ns
Address setup time	tads		0.85tcy - 50		ns
Address hold time	tadh		50		ns
Data input time from address	tADD1			(2.85 + 2n)tcy - 80	ns
	tADD2			(4 + 2n)tcy - 100	ns
Data input time from $\overline{RD} \downarrow$	trdd1			(2 + 2n)tcy - 100	ns
	trdd2			(2.85 + 2n)tcy - 100	ns
Read data hold time	<b>t</b> RDH		0		ns
RD low-level width	tRDL1		(2 + 2n)tcr - 60		ns
	trdL2		(2.85 + 2n)tcy - 60		ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{RD}}\downarrow$	trdwt1			0.85tcy – 50	ns
	trdwt2			2tcy – 60	ns
$\overline{WAIT} \downarrow$ input time from $\overline{WR} \downarrow$	twrwt			2tcy - 60	ns
WAIT low-level width	tw⊤∟		(1.15 + 2n)tcr	(2 + 2n)tcr	ns
Write data setup time	twos		(2.85 + 2n)tcr - 100		ns
Write data hold time	twdh		20		ns
WR low-level width	twRL1		(2.85 + 2n)tcy - 60		ns
$\overline{RD} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> ASTRD		25		ns
$\overline{WR} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> astwr		0.85tcy + 20		ns
ASTB <sup>↑</sup> delay time from $\overline{RD}^{\uparrow}$ in external fetch	<b>t</b> RDAST		0.85tcy - 10	1.15tcr + 20	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	trdadh		0.85tcy - 50	1.15tcr + 50	ns
Write data output time from RD	trdwd		40		ns
Write data output time from $\overline{WR} {\downarrow}$	twrwd		0	50	ns
Address hold time from $\overline{WR} \uparrow$	twradh		0.85tcr	1.15tcy + 40	ns
RD↑ delay time from WAIT↑	twtrd		1.15tcy + 40	3.15tcy + 40	ns
WR↑ delay time from WAIT↑	twtwr		1.15tcy + 30	3.15tcy + 30	ns

**Remarks** 1. MCS: Bit 0 of the oscillation mode selection register (OSMS)

- 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	<b>t</b> asth		tcy - 80		ns
Address setup time	tads		tcy - 80		ns
Address hold time	tadh		0.4tcy - 10		ns
Data input time from address	tADD1			(3 + 2n)tcy – 160	ns
	tADD2			(4 + 2n)tcr – 200	ns
Data input time from $\overline{RD} \downarrow$	trdd1			(1.4 + 2n)tcr – 70	ns
	trdd2			(2.4 + 2n)tcy - 70	ns
Read data hold time	trdh		0		ns
RD low-level width	trdL1		(1.4 + 2n)tcy - 20		ns
	trdl2		(2.4 + 2n)tcy - 20		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	trdwt1			tcy – 100	ns
	trdwt2			2tcy - 100	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	twrwt			2tcy - 100	ns
WAIT low-level width	tw⊤∟		(1 + 2n)tcr	(2 + 2n)tcr	ns
Write data setup time	twos		(2.4 + 2n)tcy - 60		ns
Write data hold time	twdн		20		ns
WR low-level width	twRL1		(2.4 + 2n)tcy - 20		ns
$\overline{RD} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> ASTRD		0.4tcy - 30		ns
$\overline{WR} \downarrow$ delay time from ASTB $\downarrow$	<b>t</b> astwr		1.4tcy – 30		ns
ASTB $\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	<b>t</b> RDAST		tcy - 10	tcy + 20	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	<b>t</b> rdadh		tcy – 50	tcy + 50	ns
Write data output time from $\overline{RD}$	trdwd		0.4tcy - 20		ns
Write data output time from $\overline{WR} \downarrow$	twrwd		0	60	ns
Address hold time from $\overline{WR}^\uparrow$	twradh		tcy	tcy + 60	ns
$\overline{RD}^{\uparrow}$ delay time from $\overline{WAIT}^{\uparrow}$	twtrd		0.6tcy + 180	2.6tcy + 180	ns
WR↑ delay time from WAIT↑	twtwr		0.6tcy + 120	2.6tcy + 120	ns

## (b) Except when MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

**Remarks** 1. MCS: Bit 0 of the oscillation mode selection register (OSMS)

2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register (PCC)

- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

## (3) Serial Interface (TA = -40 to $+85^{\circ}$ C, V<sub>DD</sub> = 2.7 to 6.0 V)

## (a) Serial interface channel 0

## (i) 3-wire serial I/O mode (SCK0 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY1	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK0 high-/low-level width	<b>t</b> кн1,	V <sub>DD</sub> = 4.5 to 6.0 V	tксү1/2 – 50			ns
	tĸ∟1		tксү1/2 – 100			ns
SI0 setup time (to SCK0↑)	tsik1	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			150			ns
SI0 hold time (from SCK0↑)	tksi1		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	tkso1	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the  $\overline{SCK0}$  and SO0 output line load capacitance.

## (ii) 3-wire serial I/O mode (SCK0 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkCY2	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK0 high-/low-level width	<b>t</b> кн2,	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
	tĸ∟2		800			ns
SI0 setup time (to SCK0↑)	tsik2		100			ns
SI0 hold time (from SCK0↑)	tKSI2		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	tkso2	C = 100 pF <sup>Note</sup>			300	ns
SCK0 rise, fall time	tr2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO0 output line load capacitance.

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	V <sub>DD</sub> = 4.5 to 6	.0 V	800			ns
				3200			ns
SCK0 high-/low-level width	tкнз,	V <sub>DD</sub> = 4.5 to 6	V <sub>DD</sub> = 4.5 to 6.0 V				ns
	tк∟з			tксүз/2 – 150			ns
SB0, SB1 setup time (to SCK0↑)	tsiкз	V <sub>DD</sub> = 4.5 to 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from SCK0 <sup>↑</sup> )	tหรเช			tксүз/2			ns
SB0, SB1 output delay time from	tкsoз	R = 1 kΩ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		250	ns
<u>SCK0</u> ↓		$C = 100 \text{ pF}^{Note}$		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксүз			ns
SCK0↓ from SB0, SB1↓	tsвк			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsвL			tксүз			ns

(iii) SBI mode (SCK0 ... internal clock output)

Note R and C are the SCK0, SB0, and SB1 output line load resistance and load capacitance.

(iv) SBI mode (SCK0	external clock inp	ut)
---------------------	--------------------	-----

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү4	V <sub>DD</sub> = 4.5 to 6	.0 V	800			ns
							ns
SCK0 high-/low-level width	tкн4,	V <sub>DD</sub> = 4.5 to 6.0 V		400			ns
	tĸ∟4			1600			ns
SB0, SB1 setup time (to SCK0↑)	tsıĸ4	V <sub>DD</sub> = 4.5 to 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from SCK0↑)	tksi4			<b>t</b> ксү4/ <b>2</b>			ns
SB0, SB1 output delay time from	tks04	R = 1 kΩ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
SCK0↓		C = 100 pF <sup>Note</sup>		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксү4			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$	tsвк			tксү4			ns
SB0, SB1 high-level width	tsвн			<b>t</b> ксү4			ns
SB0, SB1 low-level width	tsBL			tkcy4			ns
SCK0 rise, fall time	tr4, tf4	When using external device expansion function				160	ns
		When not using external device expansion function				1000	ns

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

## (v) 2-wire serial I/O mode (SCK0 ... internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү5	R = 1 kΩ,		1600			ns
SCK0 high-level width	tкн5	C = 100 pF <sup>Note</sup>		tксү5/2 – 160			ns
SCK0 low-level width	tĸ∟5		V <sub>DD</sub> = 4.5 to 6.0 V	tксү5/2 – 50			ns
				tксү5/2 – 100			ns
SB0, SB1 setup time (to SCK0↑)	tsik5		V <sub>DD</sub> = 4.5 to 6.0 V	300			ns
				350			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}^\uparrow$ )	tksi5			600			ns
SB0, SB1 output delay time from SCK0↓	tkso5			0		300	ns

**Note** R and C are the  $\overline{SCK0}$ , SB0, and SB1 output line load resistance and load capacitance.

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү6			1600			ns
SCK0 high-level width	tкн6			650			ns
SCK0 low-level width	tĸ∟6			800			ns
SB0, SB1 setup time (to SCK0↑)	tsik6			100			ns
SB0, SB1 hold time (from SCK0 <sup>↑</sup> )	tksi6			tксү6/2			ns
SB0, SB1 output delay time	tkso6	R = 1 kΩ,	V <sub>DD</sub> = 4.5 to 6.0 V	0		300	ns
from SCK0↓		C = 100 pF <sup>Note</sup>		0		500	ns
SCK0 rise, fall time	tre, tre	When using external device expansion function				160	ns
		When not usir device expans	0			1000	ns

**Note** R and C are the SB0 and SB1 output line load resistance and load capacitance.

## (b) Serial interface channel 1

(i) 3-wire serial I/O mode (SCK1 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	<b>t</b> ксү7	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	<b>t</b> кн7,	V <sub>DD</sub> = 4.5 to 6.0 V	tксү7/2 – 50			ns
	tĸ∟7		tксү7/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik7	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			150			ns
SI1 hold time (from SCK1↑)	tksi7		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso7	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the  $\overline{SCK1}$  and SO1 output line load capacitance.

## (ii) 3-wire serial I/O mode (SCK1 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	<b>t</b> ксү8	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкнв,	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
	tĸL8		800			ns
SI1 setup time (to SCK1↑)	tsik8		100			ns
SI1 hold time (from SCK1↑)	tksi8		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso8	C = 100 pF <sup>Note</sup>			300	ns
SCK1 rise, fall time	tra, tfa	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

**Note** C is the SO1 output line load capacitance.

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксү9	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкнэ,	V <sub>DD</sub> = 4.5 to 6.0 V	tксү9/2 – 50			ns
	tĸ∟9		tксү9/2 – 100			ns
SI1 setup time (to SCK1↑)	tsik9	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			150			ns
SI1 hold time (from SCK1 <sup>↑</sup> )	tksi9		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso9	C = 100 pF <sup>Note</sup>			300	ns
STB↑ from SCK1↑	tsbd		tксү9/2 – 100		tксүэ/2 + 100	ns
Strobe signal high-level width	tsвw		tксүэ – 30		tксүэ <b>+</b> 30	ns
Busy signal setup time (to busy signal detection timing)	tBYS		100			ns
Busy signal hold time	tвүн	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
(from busy signal detection timing)			150			ns
$\overline{SCK1}\downarrow$ from busy inactive	tsps				2tксүэ	ns

(iii) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ... internal clock output)

**Note** C is the  $\overline{\text{SCK1}}$  and SO1 output line load capacitance.

(iv) Automatic trans	nission/reception function 3-wire	e serial I/O mode (SCK1 .	external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tkCY10	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK1 high-/low-level width	<b>t</b> кн10,	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
	<b>t</b> ĸ∟10		800			ns
SI1 setup time (to SCK1↑)	tsik10		100			ns
SI1 hold time (from SCK1↑)	<b>t</b> KSI10		400			ns
SO1 output delay time from $\overline{\rm SCK1} \downarrow$	tkso10	C = 100 pF <sup>Note</sup>			300	ns
SCK1 rise, fall time	tr10, tr10	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.

## (c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	<b>t</b> ксү11	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
SCK2 high-/low-level width	<b>t</b> кн11,	V <sub>DD</sub> = 4.5 to 6.0 V	tксү11/2 – 50			ns
	tĸ∟11		tксү11/2 – 100			ns
SI2 setup time (to SCK2↑)	tsik11	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			150			ns
SI2 hold time (from SCK2↑)	<b>t</b> KSI11		400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	tkso11	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the  $\overline{SCK2}$  and SO2 output line load capacitance.


## (ii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V <sub>DD</sub> = 4.5 to 6.0 V			78125	bps
					39063	bps


## (iii) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	tkCY12	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			1600			ns
ASCK high-/low-level	<b>t</b> кн12,	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
width	<b>t</b> KL12		800			ns
Transfer rate		V <sub>DD</sub> = 4.5 to 6.0 V			39063	bps
					19531	bps
ASCK rise, fall time	tr12, tF12	V <sub>DD</sub> = 4.5 to 6.0 V, when not using external device expansion function			1000	ns
					160	ns

## AC Timing Test Point (Excluding X1, XT1 Inputs)




**Clock Timing** 






**TI** Timing




## **Read/Write Operations**


## External fetch (no wait):




External fetch (wait insertion):



## External data access (no wait):




## External data access (wait insertion):




## Serial Transfer Timing


## 3-wire serial I/O mode:




**Remark** m = 1, 2, 7, 8, 11

n = 2, 8







## SBI mode (command signal transfer):




2-wire serial I/O mode:



## Automatic transmission/reception function 3-wire serial I/O mode:




#### Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



**Note** The signal is not actually low here, but is represented this way to show the timing.

## UART mode (external clock input):



## A/D Converter Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C, AV<sub>DD</sub> = V<sub>DD</sub> = 2.7 to 6.0 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Total error <sup>Note</sup>		$2.7 \text{ V} \leq AV_{\text{REF0}} \leq AV_{\text{DD}}$			1.4	%
Conversion time	<b>t</b> CONV		19.1		200	μs
Sampling time	<b>t</b> SAMP		12/fxx			μs
Analog input voltage	VIAN		AVss		AV <sub>REF0</sub>	V
Reference voltage	AV <sub>REF0</sub>		2.7		AVdd	V
AVREFO to AVSS resistance	RAIREFO		4	14		kΩ

**Note** Excluding quantization error (±1/2LSB). Shown as a percentage of the full scale value.

- Caution For pins which also function as port pins (see 2.1 Pins in Normal Operating Mode (1) Port pins), do not perform the following operations during A/D conversion. If these operations are performed, the total error ratings cannot be kept.
  - <1> Rewrite the output latch while the pin is used as a port pin.
  - <2> Change the output level of the pin used as an output pin, even if it is not used as a port pin.
- **Remarks** 1. fxx : Main system clock frequency (fx or fx/2)
  - 2. fx : Main system clock oscillation frequency

#### D/A Converter Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 2.7 to 6.0 V, AVss = Vss = 0 V)

Parameter	Symbol	Т	est Conditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Total error		$R = 2 M\Omega^{Note 1}$				1.2	%
		$R = 4 M\Omega^{Note 1}$				0.8	%
		$R = 10 M\Omega^{Note}$	1			0.6	%
Settling time		C = 30 pF <sup>Note 1</sup>	$4.5~V \leq AV_{\text{REF1}} \leq 6.0~V$			10	μs
			$2.7 \text{ V} \leq \text{AV}_{\text{REF1}} < 4.5 \text{ V}$			15	μs
Output resistance	Ro	Note 2			10		kΩ
Analog reference voltage	AV <sub>REF1</sub>			2.0		Vdd	V
AVREF1 to AVss resistance	RAIREF1	DACS0, DACS	S1 = 55H <sup>Note 2</sup>	4	8		kΩ

**Notes 1.** R and C are the D/A converter output pin load resistance and load capacitance.

2. Value for one D/A converter channel

Remark DACS0, DACS1 : D/A conversion value setting register 0, 1


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.8		6.0	V
Data retention supply current	Idddr	V <sub>DDDR</sub> = 1.8 V Subsystem clock stopped, feedback resistor disconnected		0.1	10	μA
Release signal setup time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		2 <sup>17</sup> /fx		ms
wait time		Release by interrupt		Note		ms

Data Memory STOP Mode Low Supply Volta	ge Data Retention Characteristics (T <sub>A</sub> = $-40$ to $+85^{\circ}$ C)
--	---


**Note** 2<sup>12</sup>/fxx, or 2<sup>14</sup>/fxx through 2<sup>17</sup>/fxx can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register (OSTS).

fx : Main system clock oscillation frequency

## Data Retention Timing (STOP mode release by RESET)




#### Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)




Remark fxx : Main system clock frequency (fx or fx/2)

## Interrupt Input Timing



## **RESET** Input Timing



## **PROM PROGRAMMING CHARACTERISTICS**

#### **DC Characteristics**

## (1) PROM Write Mode (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>DD</sub> = 6.5 $\pm$ 0.25 V, V<sub>PP</sub> = 12.5 $\pm$ 0.3 V)

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	Vін	Vін		0.7 Vdd		Vdd	V
Input voltage, low	VIL	VIL		0		0.3 Vdd	V
Output voltage, high	Vон	Vон	Іон = —1 mA	Vdd - 1.0			V
Output voltage, low	Vol	Vol	lo∟ = 1.6 mA			0.4	V
Input leakage current	lu	lu	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
VPP supply voltage	Vpp	Vpp		12.2	12.5	12.8	V
VDD supply voltage	Vdd	Vcc		6.25	6.5	6.75	V
VPP supply current	Ірр	Ірр	PGM = V⊫			50	mA
VDD supply current	ldd	Icc				50	mA

## (2) PROM Read Mode (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>DD</sub> = 5.0 $\pm$ 0.5 V, V<sub>PP</sub> = V<sub>DD</sub> $\pm$ 0.6 V)

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	Vін	Vін		0.7 Vdd		Vdd	V
Input voltage, low	VIL	VIL		0		0.3 Vdd	V
Output voltage, high	Voh1	Voh1	Iон = -1 mA	Vdd - 1.0			V
	Vон2	Vон2	Іон = -100 <i>µ</i> А	Vdd - 0.5			V
Output voltage, low	Vol	Vol	IoL = 1.6 mA			0.4	V
Input leakage current	lu	lu	$0 \le V_{IN} \le V_{DD}$	-10		+10	μA
Output leakage current	Ilo	ILO	$0 \le V_{OUT} \le V_{DD}, \ \overline{OE} = V_{IH}$	-10		+10	μA
VPP supply voltage	Vpp	Vpp		Vdd - 0.6	Vdd	VDD + 0.6	V
VDD supply voltage	Vdd	Vcc		4.5	5.0	5.5	V
VPP supply current	IPP	Ірр	Vpp = Vdd			100	μA
VDD supply current	ldd	ICCA1	$\overline{CE} = V_{IL}, V_{IN} = V_{IH}$			50	mA

**Note** Corresponding symbols for the  $\mu$ PD27C1001A.

## **AC Characteristics**

## (1) PROM Write Mode

## (a) Page program mode (T\_A = 25 $\pm$ 5°C, V\_DD = 6.5 $\pm$ 0.25 V, V\_PP = 12.5 $\pm$ 0.3 V)

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{OE}\downarrow$ )	tas	tas		2			μs
OE setting time	toes	toes		2			μs
$\overline{CE}$ setup time (to $\overline{OE}\downarrow$ )	tces	tces		2			μs
Input data setup time (to $\overline{OE}\downarrow$ )	tos	tos		2			μs
Address hold time (from $\overline{OE}^{\uparrow}$ )	tан	tан		2			μs
	<b>t</b> ahl	<b>t</b> ahl		2			μs
	<b>t</b> ahv	<b>t</b> ahv		0			μs
Input data hold time (from $\overline{OE}$ )	tон	tон		2			μs
Data output float delay time from $\overline{\text{OE}} \uparrow$	tdf	tdf		0		250	ns
$V_{PP}$ setup time (to $\overline{OE}\downarrow$ )	tvps	tvps		1.0			ms
$V_{DD}$ setup time (to $\overline{OE}\downarrow$ )	tvds	tvcs		1.0			ms
Program pulse width	tpw	tpw		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}} \downarrow$	toe	toe				1	μs
OE pulse width during data latching	tLW	t∟w		1			μs
PGM setting time	tрgмs	tрgмs		2			μs
CE hold time	tсен	tсен		2			μs
OE hold time	tоен	tоен		2			μs

## (b) Byte program mode (TA = 25 $\pm$ 5°C, VDD = 6.5 $\pm$ 0.25 V, VPP = 12.5 $\pm$ 0.3 V)

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{PGM}\downarrow$ )	tas	tas		2			μs
OE setting time	toes	toes		2			μs
$\overline{CE}$ setup time (to $\overline{PGM}\downarrow$ )	tces	tces		2			μs
Input data setup time (to $\overline{PGM}\downarrow$ )	tos	tos		2			μs
Address hold time (from $\overline{OE}^{\uparrow}$ )	tан	tан		2			μs
Input data hold time (from $\overline{PGM}$ )	tон	tон		2			μs
Data output float delay time from $\overline{\text{OE}} \uparrow$	tdf	tDF		0		250	ns
$V_{PP}$ setup time (to $\overline{PGM}\downarrow$ )	tvps	tvps		1.0			ms
$V_{DD}$ setup time (to $\overline{PGM}\downarrow$ )	tv⊳s	tvcs		1.0			ms
Program pulse width	tew	tew		0.095	0.1	0.105	ms
Valid data delay time from $\overline{\text{OE}} \downarrow$	toe	toe				1	μs
OE hold time	tоен	_		2			μs

**Note** Corresponding symbols for the  $\mu$ PD27C1001A.


## (2) PROM Read Mode (T<sub>A</sub> = 25 $\pm$ 5°C, V<sub>DD</sub> = 5.0 $\pm$ 0.5 V, V<sub>PP</sub> = V<sub>DD</sub> $\pm$ 0.6 V)

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output delay time from address	tacc	tacc	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE} \downarrow$	tce.	tce	ŌĒ = Vı∟			800	ns
Data output delay time from $\overline{OE} \downarrow$	toe	toe	CE = VIL			200	ns
Data output float delay time from $\overline{OE}^\uparrow$	<b>t</b> DF	t DF	CE = VIL	0		60	ns
Data hold time from address	tон	tон	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns


**Note** Corresponding symbols for the  $\mu$ PD27C1001A.

## (3) PROM Programming Mode Setting ( $T_A = 25^{\circ}C$ , Vss = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	tsma		10			μs



## PROM Write Mode Timing (page program mode)




#### PROM Write Mode Timing (byte program mode)




- 2. VPP must not exceed +13.5 V including overshoot.
- 3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to VPP.

**PROM Read Mode Timing** 



- **Notes** 1. If you want to read within the tacc range, make the  $\overline{OE}$  input delay time from the fall of  $\overline{CE}$  a maximum of tacc toe.
  - 2. tor is the time from when either  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$  first reaches VIH.


## PROM Programming Mode Setting Timing



## 8. PACKAGE DRAWINGS


Package Drawing of  $\mu$ PD78P058FGC-3B9

## 80 PIN PLASTIC QFP (14×14)



#### ΝΟΤΕ

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.



detail of lead end

Q

S


 $0.15^{+0.10}_{-0.05}$ 0.10 0.004 Ν Ρ 2.7 0.106 Q 0.1±0.1  $0.004 \pm 0.004$ R 5°±5° 5°±5° s 3.0 MAX. 0.119 MAX.


S80GC-65-3B9-4


Remark The dimensions and materials of ES product are the same as those of mass-production products.

Package Drawing of  $\mu$ PD78P058FGC-8BT

## 80 PIN PLASTIC QFP (14×14)







#### NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.20±0.20	0.677±0.008
В	14.00±0.20	0.551 <b>+0.009</b> -0.008
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	17.20±0.20	0.677±0.008
F	0.825	0.032
G	0.825	0.032
Н	0.32±0.06	$0.013^{+0.002}_{-0.003}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
К	1.60±0.20	$0.063 \pm 0.008$
L	0.80±0.20	$0.031^{+0.009}_{-0.008}$
М	$0.17 \substack{+0.03 \\ -0.07}$	$0.007^{+0.001}_{-0.003}$
N	0.10	0.004
Р	1.40±0.10	0.055±0.004
Q	0.125±0.075	0.005±0.003
R	3°+7° -3°	3°+7° -3°
S	1.70 MAX.	0.067 MAX.
		P80GC-65-8BT

## 9. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD78P058F should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

#### Table 9-1. Surface Mount Type Soldering Conditions (1/2)

#### (1) $\mu$ PD78P058FGC-3B9 : 80-pin plastic QFP (14 $\times$ 14 mm, Resin thickness: 2.7 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or below (210°C or higher), Number of reflow processes: 3 max., Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 20 hours)	IR35-207-3
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or below (200°C or higher), Number of reflow processes: 3 max., Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 20 hours)	VP15-207-3
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or below, Number of flow processes: 1, Preheating temperature: 120°C or below (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 20 hours)	WS60-207-1
Pin partial heating	Pin temperature: 300°C or below, Time: 3 seconds or below (per side of device)	

**Note** The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Use of more than one soldering method should be avoided (except the pin partial heating method).

## Table 9-1. Surface Mount Type Soldering Conditions (2/2)

## $\star$ (2) $\mu$ PD78P058FGC-8BT : 80-pin plastic QFP (14 $\times$ 14 mm, Resin thickness: 1.4 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or below (210°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or below (200°C or higher), Number of reflow processes: 2 max., Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder temperature: 260°C or below, Flow time: 10 seconds or below, Number of flow processes: 1, Preheating temperature: 120°C or below (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebaking is necessary at 125°C for 10 hours)	WS60-107-1
Pin partial heating	Pin temperature: 300°C or below, Time: 3 seconds or below (per side of device)	—

**Note** The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Use of more than one soldering method should be avoided (except the pin partial heating method).

## APPENDIX A. DEVELOPMENT TOOLS

The following support tools are available for system development using the  $\mu$ PD78P058F.

## Language Processing Software

RA78K/0 <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series common assembler package
CC78K/0 <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series common C compiler package
DF78054 <sup>Notes 1, 2, 3, 4</sup>	$\mu$ PD78054 Subseries common device file
CC78K/0-L <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series common C compiler library source file

## PROM Writing Tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to a PG-1500
PG-1500 controller <sup>Notes 1, 2</sup>	PG-1500 control program

## Debugging Tools

IE-78000-R	78K/0 Series common in-circuit emulator
IE-78000-R-A	78K/0 Series common in-circuit emulator (for integrated debugger)
IE-78000-R-BK	78K/0 Series common break board
IE-78064-R-EM <sup>Note 8</sup>	Emulation board common to $\mu$ PD78064 Subseries
IE-780308-R-EM	Emulation board common to $\mu$ PD780308 Subseries
IE-78000-R-SV3	Interface adapter and cable (for IE-78000-R-A) when using EWS as a host machine
IE-70000-98-IF-B	Interface adapter (for IE-78000-R-A) when using PC-9800 Series (except notebook type computer) as a host machine
IE-70000-98N-IF	Interface adapter and cable (for IE-78000-R-A) when using PC-9800 Series notebook type computer as a host machine
IE-70000-PC-IF-B	Interface adapter (for IE-78000-R-A) when using IBM PC/AT™ and its compatibles as a host machine
EP-78230GC-R	Emulation probe common to $\mu$ PD78234 Subseries
EV-9200GC-80 (see <b>Figure A-1</b> )	Socket for mounting on target system board created for 80-pin plastic QFP (GC-3B9, GC-8BT type)
SM78K0 <sup>Notes 5, 6, 7</sup>	78K/0 Series common system simulator
ID78K0 <sup>Notes 4, 5, 6, 7</sup>	Integrated debugger for IE-78000-R-A
SD78K/0 <sup>Notes 1, 2</sup>	Screen debugger for IE-78000-R
DF78054 <sup>Notes 1, 2, 4, 5, 6, 7</sup>	Device file common to µPD78054 Subseries

 $\star$ 

\*

### Real-Time OS

RX78K/0 <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series real-time OS
MX78K0 <sup>Notes 1, 2, 3, 4</sup>	78K/0 Series OS

### **Fuzzy Inference Development Support System**

FE9000 <sup>Note 1</sup> /FE9200 <sup>Note 6</sup>	Fuzzy knowledge data input tool	
FT9080 <sup>Note 1</sup> /FT9085 <sup>Note 2</sup>	Translator	
FI78K0 <sup>Notes 1, 2</sup>	Fuzzy inference module	
FD78K0 <sup>Notes 1, 2</sup>	Fuzzy inference debugger	


## Notes 1. PC-9800 Series (MS-DOS<sup>™</sup>) based

- 2. IBM PC/AT and its compatibles (PC DOS<sup>™</sup>/IBM DOS<sup>™</sup>/MS-DOS) based
- **3.** HP9000 Series 300<sup>™</sup> (HP-UX<sup>™</sup>) based
- **4.** HP9000 Series 700<sup>™</sup> (HP-UX) based, SPARCstation<sup>™</sup> (SunOS<sup>™</sup>) based, EWS4800 Series (EWS-UX/V) based
- 5. PC-9800 Series (MS-DOS + Windows™) based
- 6. IBM PC/AT and its compatibles (PC DOS/IBM DOS/MS-DOS + Windows) based
- 7. NEWS<sup>™</sup> (NEWS-OS<sup>™</sup>) based
- 8. Maintenance product

#### Remarks 1. For third party development tools, see 78K/0 Series Selection Guide (U11126E).


2. The RA78K/0, CC78K/0, SM78K0, ID78K0, SD78K/0, and RX78K/0 are used in combination with the DF78054.

#### Drawing of Conversion Socket (EV-9200GC-80) and Recommended Footprint \*



## Figure A-1. Drawing of EV-9200GC-80 (for Reference only)

-	EV-9200GC-80-G1				
ITEM	MILLIMETERS	INCHES			
Α	18.0	0.709			
В	14.4	0.567			
С	14.4	0.567			
D	18.0	0.709			
E	4-C 2.0	4-C 0.079			
F	0.8	0.031			
G	6.0	0.236			
Н	16.0	0.63			
I	18.7	0.736			
J	6.0	0.236			
К	16.0	0.63			
L	18.7	0.736			
М	8.2	0.323			
N	8.0	0.315			
0	2.5	0.098			
Р	2.0	0.079			
Q	0.35	0.014			
R	ø2.3	ø0.091			
S	ø1.5	Ø0.059			



## Figure A-2. Recommended Footprint of EV-9200GC-80 (for Reference only)

	-920	ncc	<u>۵</u> ۵	D1	<b></b>
ΕV	-920	0GC	-00-	P I	

ITEM	MILLIMETERS	INCHES	
Α	19.7	0.776	
В	15.0	0.591	
С	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 {=} 0.486^{+0.003}_{-0.002}$	
D	$0.65\pm0.02 \times 19=12.35\pm0.05$	$0.026\substack{+0.001\\-0.002}\times0.748{=}0.486\substack{+0.003\\-0.002}$	
E	15.0	0.591	
F	19.7	0.776	
G	6.0±0.05	$0.236^{+0.003}_{-0.002}$	
Н	6.0±0.05	$0.236^{+0.003}_{-0.002}$	
I	0.35±0.02	$0.014^{+0.001}_{-0.001}$	
J	¢2.36±0.03	$\phi 0.093^{+0.001}_{-0.002}$	
К	<i>ø</i> 2.3	ø0.091	
L	¢1.57±0.03	Ø0.062 <sup>+0.001</sup> -0.002	

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

## APPENDIX B. RELATED DOCUMENTS

### **Device Documents**

Document Name	Document No. (English)	Document No. (Japanese)
$\mu$ PD78058F, 78058FY Subseries User's Manual	U12068E	U12068J
μPD78P058F Data Sheet	This document	U11796J
μPD78056F, 78058F Data Sheet	U11795E	U11795J
78K/0 Series User's Manual Instructions	U12326E	U12326J
78K/0 Series Instruction Set	_	U10904J
78K/0 Series Instruction Table		U10903J

Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.

**Development Tool Documents (User's Manual)** 

	Document Name		Document No. (English)	Document No. (Japanese)
	RA78K Series Assembler Package	Operation	EEU-1399	EEU-809
		Language	EEU-1404	EEU-815
	RA78K Series Structured Assembler Preprocessor		EEU-1402	U12323J
*	RA78K0 Assembler Package	Operation	U11802E	U11802J
		Assembly Language	U11801E	U11801J
		Structured Assembly Language	U11789E	U11789J
	CC78K Series C Compiler	Operation	EEU-1280	EEU-656
		Language	EEU-1284	EEU-655
	CC78K0 C Compiler	Operation	U11517E	U11517J
		Language	U11518E	U11518J
	CC78K/0 C Compiler Application Note	Programming Know-how	EEA-1208	EEA-618
	CC78K Series Library Source File	_	U12322J	
	PG-1500 PROM Programmer	EEU-1335	U11940J	
	PG-1500 Controller PC-9800 Series (MS-DOS) based	EEU-1291	EEU-704	
	PG-1500 Controller IBM PC Series (PC DOS) based	U10540E	EEU-5008	
	IE-78000-R	U11376E	U11376J	
	IE-78000-R-A	U10057E	U10057J	
	IE-78000-R-BK	EEU-1427	EEU-867	
	IE-78064-R-EM	EEU-1443	EEU-905	
*	IE-780308-R-EM	U11362E	U11362J	
	EP-78230	EEU-1515	EEU-985	
	SM78K0 System Simulator Windows based	Reference	U10181E	U10181J
	SM78K Series System Simulator	External Part User Open	U10092E	U10092J
		Interface Specifications		
	ID78K0 Integrated Debugger EWS based	Reference	_	U11151J
	ID78K0 Integrated Debugger PC based	Reference	U11539E	U11539J
	ID78K0 Integrated Debugger Windows based	Guide	U11649E	U11649J
ľ	SD78K/0 Screen Debugger	Introduction	_	EEU-852
	PC-9800 Series (MS-DOS) based	Reference		U10952J
	SD78K/0 Screen Debugger	Introduction	U10539E	EEU-5024
	IBM PC/AT (PC DOS) based	Reference	U11279E	U11279J

Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.

## Embedded Software Documents (User's Manual)

Document Name		Document No. (English)	Document No. (Japanese)
78K/0 Series Real-time OS	Basics	U11537E	U11537J
	Installation	U11536E	U11536J
78K/0 Series OS MX78K0	Basics	U12257E	U12257J
Fuzzy Knowledge Data Input Tools		EEU-1438	EEU-829
78K/0, 78K/II, 87AD Series		EEU-1444	EEU-862
Fuzzy Inference Development Support System Translator			
78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-1441	EEU-858
78K/0 Series Fuzzy Inference Development Support System	Fuzzy Inference Debugger	EEU-1458	EEU-921

## **Other Documents**

Document Name	Document No. (English)	Document No. (Japanese)
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
Quality Grades on NEC Semiconductor Devices	C11531E	C11531J
NEC Semiconductor Device Reliability/Quality Control System	C10983E	C10983J
Electrostatic Discharge (ESD) Test	—	MEM-539
Guide to Quality Assurance for Semiconductor Devices	MEI-1202	C11893J
Microcomputer Product Series Guide	_	U11416J

# Caution The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc.

## NOTES FOR CMOS DEVICES

## **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

## **NEC Electronics Inc. (U.S.)**

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

## NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

## NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

## NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

## NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

#### NEC Electronics Hong Kong Ltd. Seoul Branch

Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

**NEC do Brasil S.A.** Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689 FIP, IEBus, and QTOP are trademarks of NEC Corporation.

MS-DOS and Windows are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation. HP9000 Series 300, HP9000 Series 700, and HP-UX are trademarks of Hewlett-Packard Company. SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of Sony Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.